IP Library Granted Patent US 9,094,143
Granted Patent B2
US 9,094,143 · App. 14/000,066 · Granted Jul 28, 2015

Method and apparatus for processing baseband uplink and downlink sub-frames

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,094,143
App. No.
14/000,066
Granted
Jul 28, 2015
Kind
B2
Abstract

The present disclosure provides a method and an apparatus for processing baseband uplink and downlink sub-frames. The method is for serial processing of uplink sub-frames and downlink sub-frames at a base station side of an LTE-TDD system, wherein a length of time slots for processing each sub-frame meets formulae { 3 ⁢ ⁢ x + 2 ⁢ ⁢ y + T L ⁢ ⁢ 2 ≤ 5.0 ⁢ ⁢ ms 2 ⁢ ⁢ x + y ≤ 4 - 2 ⁢ ⁢ T a - T d . By serial processing of the uplink and downlink sub-frames according to the present invention, more abundant processing time may be obtained. In other words, the baseband processor can operate at a lower speed, thus reducing an idle rate of the baseband processor and improving a resource utilization of the processor.

Claims (104)

1. A method for processing baseband uplink and downlink sub-frames, comprising: at a base station of a Long Term Evolution-Time Division Duplex (LTE-TDD) system,

receiving, by a receiving antenna of the base station, uplink sub-frames 2, 3, 4, 7, 8, and 9;

transferring, by the receiving antenna, the received uplink sub-frames to a baseband processor of the base station;

processing, by the baseband processor, the uplink sub-frames transferred by the receiving antenna;

processing, by the baseband processor, downlink sub-frames 0, 1, 5, and 6;

transferring, by the baseband processor, the processed downlink sub-frames to a transmitting antenna; and

transmitting, by the transmitting antenna, the downlink sub-frames transferred by the baseband processor,

wherein the baseband processor processes the uplink sub-frames and the downlink sub-frames serially in an order of a sub-frame 2 of a current frame, a sub-frame 3 of the current frame, a sub-frame 6 of the current frame, a sub-frame 4 of the current frame, a sub-frame 0 of a next frame, a sub-frame 7 of the current frame, a sub-frame 8 of the current frame, a sub-frame 1 of the next frame, a sub-frame 9 of the current frame, and a sub-frame 5 of the next frame,

wherein information solved from the uplink sub-frame 2 of the current frame is to be sent back to a downlink channel at the downlink sub-frame 6 of the current frame, information solved from the uplink sub-frames 3 and 4 of the current frame is to be sent back to the downlink channel at the downlink sub-frame 0 of the next frame, information solved from the uplink sub-frame 7 of the current frame is to be sent back to the downlink channel at the downlink sub-frame 1 of the next frame, information solved from the uplink sub-frames 8 and 9 of the current frame is to be sent back to the downlink channel at the downlink sub-frame 5 of the next frame;

wherein a length of time slots for processing each sub-frame meets formulae

{

3

x

+

2

y

+

T

L

2

5.0

ms

2

x

+

y

4

-

2

T

a

-

T

d

,

wherein T a is a delay in transmission from the receiving antenna to the baseband processor as well as a delay in transmission from the baseband processor to the transmitting antenna, T d is a delay in initiating baseband sub-frame processing, T L2 is a time reserved for MAC layer processing, x represents an allowable length of time slots for processing an uplink sub-frame, and y represents an allowable length of time slots for processing a downlink sub-frame.

2. The method for processing baseband uplink and downlink sub-frames according to claim 1 ,

wherein a reserved time slot with a length of at least T L2 is inserted between the sub-frame 4 of the current frame and the sub-frame 0 of the next frame, and the reserved time slot with a length of at least T L2 is inserted between the sub-frame 9 of the current frame and the sub-frame 5 of the next frame.

3. The method for processing baseband uplink and downlink sub-frames according to claim 2 ,

the sub-frame 1 and the sub-frame 6 are special sub-frames.

4. A baseband processor at a base station of a Long Term Evolution-Time Division Duplex (LTE-TDD) system, comprising at least a serial processing module configured to:

receive uplink sub-frames 2, 3, 4, 7, 8, and 9 transferred by a receiving antenna of the base station;

processing the received uplink sub-frames;

processing downlink sub-frames 0, 1, 5, and 6;

transferring the processed downlink sub-frames to a transmitting antenna;

wherein the baseband processor processes the uplink sub-frames and the downlink sub-frames serially in an order of a sub-frame 2 of a current frame, a sub-frame 3 of the current frame, a sub-frame 6 of the current frame, a sub-frame 4 of the current frame, a sub-frame 0 of a next frame, a sub-frame 7 of the current frame, a sub-frame 8 of the current frame, a sub-frame 1 of the next frame, a sub-frame 9 of the current frame, and a sub-frame 5 of the next frame,

wherein information solved from the uplink sub-frame 2 of the current frame is to be sent back to a downlink channel at the downlink sub-frame 6 of the current frame, information solved from the uplink sub-frames 3 and 4 of the current frame is to be sent back to the downlink channel at the downlink sub-frame 0 of the next frame, information solved from the uplink sub-frame 7 of the current frame is to be sent back to the downlink channel at the downlink sub-frame 1 of the next frame, information solved from the uplink sub-frames 8 and 9 of the current frame is to be sent back to the downlink channel at the downlink sub-frame 5 of the next frame;

wherein a length of time slots for processing each sub-frame meets formulae

{

3

x

+

2

y

+

T

L

2

5.0

ms

2

x

+

y

4

-

2

T

a

-

T

d

,

wherein T a is a delay in transmission from the receiving antenna to the baseband processor as well as a delay in transmission from the baseband processor to the transmitting antenna, T d is a delay in initiating baseband sub-frame processing, T L2 is a time reserved for MAC layer processing, x represents an allowable length of time slots for processing an uplink sub-frame, and y represents an allowable length of time slots for processing a downlink sub-frame.

5. The apparatus for processing baseband uplink and downlink sub-frames according to claim 4 ,

wherein a reserved time slot with a length of at least T L2 is inserted between an uplink sub-frame 4 of the current frame and a downlink sub-frame 0 of the next frame, and the reserved time slot with a length of at least T L2 is inserted between an uplink sub-frame 9 of the current frame and a downlink sub-frame 5 of the next frame.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 16, 2023
From: ZTE CORPORATION
To: SANECHIPS TECHNOLOGY CO., LTD.
Reel/Frame 062777/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 4, 2013
From: SHEN, CHENGKE
To: ZTE CORPORATION
Reel/Frame 031709/0750 →