IP Library Granted Patent US 9,141,121
Granted Patent B2
US 9,141,121 · App. 14/015,112 · Granted Sep 22, 2015

Voltage regulator

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,141,121
App. No.
14/015,112
Granted
Sep 22, 2015
Kind
B2
Abstract

Provided is a voltage regulator capable of suppressing excessive overshoot at the output terminal when the power supply fluctuates in a non-regulate state. The voltage regulator includes: an error amplification circuit that amplifies a difference between reference voltage and divided voltage, thus controlling a gate of an output transistor; an amplifier that compares the reference voltage and the divided voltage to detect overshoot at the output voltage; a first transistor that lets current that is proportional to current flowing through the output transistor pass therethrough; a current mirror circuit that mirrors current that is proportional to the current flowing through the output transistor; and a first bias circuit connected to the amplifier via the current mirror circuit, the first bias circuit increasing bias current of the amplifier to increase a response speed.

Claims (32)

1. A voltage regulator, comprising:

an error amplification circuit that amplifies a difference between a reference voltage and a divided voltage that is obtained by dividing an output voltage output from an output transistor and outputs a resultant thereof, thus controlling a gate of the output transistor; and

an amplifier that compares the reference voltage and the divided voltage to detect overshoot at the output voltage, wherein

the voltage regulator further comprises:

a first transistor that lets current that is proportional to current flowing through the output transistor pass therethrough;

a first current mirror circuit that mirrors the current that is proportional to the current flowing through the output transistor; and

a first bias circuit connected to the amplifier via the first current mirror circuit, wherein an output voltage of the output transistor is derived from a source voltage of the voltage regulator, and when the source voltage falls below a level necessary for the voltage regulator to regulate the output voltage, the first bias circuit increases bias current of the amplifier to increase a response speed of the amplifier.

2. The voltage regulator according to claim 1 , further comprising:

a second transistor connected to an output of the amplifier; and

a second bias circuit connected to the error amplification circuit via the second transistor, the second bias circuit increasing driving current of an output of the error amplification circuit.

3. The voltage regulator according to claim 2 , further comprising: a delay circuit between the output of the amplifier and the second transistor.

4. The voltage regulator according to claim 3 , further comprising: a third transistor that controls gate voltage of the output transistor based on the output of the amplifier.

5. The voltage regulator according to claim 2 , further comprising: a third transistor that controls a gate voltage of the output transistor based on the output of the amplifier.

6. The voltage regulator according to claim 1 , further comprising:

a second current mirror circuit that mirrors current that is proportional to current flowing through the output transistor and detects a non-regulate state; and

a logic circuit that receives, as inputs, an output signal of the second current mirror circuit and an output signal of the amplifier, wherein

in the non-regulate state, the logic circuit outputs the output signal of the amplifier.

7. A voltage regulator, comprising:

an error amplification circuit that amplifies a difference between a reference voltage and a divided voltage that is obtained by dividing an output voltage output from an output transistor and outputs a resultant thereof, thus controlling a gate of the output transistor; and

an amplifier that compares the reference voltage and the divided voltage to detect overshoot at the output voltage, wherein

the voltage regulator further comprises:

a first transistor that lets current that is proportional to current flowing through the output transistor pass therethrough;

a resistor that generates voltages based on current from the first transistor;

a first bias circuit connected to the amplifier via a second transistor that turns ON in response to voltage generated at the resistor, wherein an output voltage of the output transistor is derived from a source voltage of the voltage regulator, and when the source voltage falls below a level necessary for the voltage regulator to regulate the output voltage, the first bias circuit increases bias current of the amplifier to increase a response speed of the amplifier;

a third transistor that turns ON in response to voltage generated at the resistor and detects a non-regulate state; and

a logic circuit that receives, as inputs, an output signal of the third transistor and an output signal of the amplifier, wherein

in the non-regulate state, the logic circuit outputs the output signal of the amplifier.

8. The voltage regulator according to claim 7 , further comprising: a fourth transistor, to which an output signal of the logic circuit is input, that controls gate voltage of the output transistor based on the output signal of the logic circuit.

9. The voltage regulator according to claim 7 , further comprising:

a fifth transistor connected to an output of the logic circuit; and

a second bias circuit connected to the error amplification circuit via

the fifth transistor, the second bias circuit increasing driving current of an output of the error amplification circuit.

Assignments (4)
CHANGE OF NAME Recorded Mar 12, 2018
From: SII SEMICONDUCTOR CORPORATION
To: ABLIC INC.
Reel/Frame 045567/0927 →
CORRECTIVE ASSIGNMENT TO CORRECT THE EXECUTION DATE PREVIOUSLY RECORDED AT REEL: 037783 FRAME: 0166. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Feb 23, 2016
From: SEIKO INSTRUMENTS INC
To: SII SEMICONDUCTOR CORPORATION
Reel/Frame 037903/0928 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 11, 2016
From: SEIKO INSTRUMENTS INC
To: SII SEMICONDUCTOR CORPORATION .
Reel/Frame 037783/0166 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 30, 2013
From: NIHEI, YOTARO; FUJIMURA, MANABU
To: SEIKO INSTRUMENTS INC.
Reel/Frame 031121/0019 →