Semiconductor device
View Patent ↗A semiconductor device includes a first transistor connected to an internal voltage terminal and a first node at which a first resistance unit is connected. The first resistance unit includes a resistor connected between the first node and a node from which a monitoring voltage is provided for controlling the first transistor. This resistance unit also includes a first resistance adjustment unit connected in parallel with the first resistor. Also included is a second resistance unit having a third resistor connected between the monitor node and a second node which is connected to a ground potential and a second resistance adjustment unit connected in parallel with the third resistor. A comparator comparing the monitor node voltage to a reference is provided with an output terminal connected the first transistor. Also included is a control circuit to control the resistance adjustment units.
1. A semiconductor device, comprising:
a first transistor having a first end connected to an internal voltage terminal and a second end connected to a first node;
a first resistance unit including:
a first resistor connected between the first node and a monitor node, and
a first resistance adjustment unit connected in parallel with the first resistor, the first resistance adjustment unit including a second resistor and a first switch connected in series;
a second resistance unit including:
a third resistor connected between the monitor node and a second node, and
a second resistance adjustment unit connected in parallel with the third resistor, the second resistance adjustment unit including a fourth resistor and a second switch connected in series;
a first comparator having an output terminal connected to a gate electrode of the first transistor and configured to compare a voltage of the monitor node to a reference voltage and output a control line voltage according to the comparison; and
a resistance control circuit configured to control a conductance of the first switch and a conductance of the second switch on the basis of an operation initiation signal.
2. The device of claim 1 , further comprising:
a second transistor having a first end connected to the second node, a second end connected to a ground potential terminal, and a gate electrode configured to receive the operation initiation signal.
3. The device of claim 1 , wherein the second node is connected to a ground potential terminal.
4. The device of claim 1 , wherein the resistance control circuit comprises a D-type flip-flop circuit.
5. The device of claim 1 , wherein a voltage of the first node is supplied to a voltage generation circuit in a memory device.
6. The device of claim 1 , the first resistance unit further including a fifth resistor connected in series with the second resistor and the first switch.
7. The device of claim 6 , wherein the first switch is connected between the second resistor and the fifth resistor.
8. The device of claim 6 , the second resistance unit further including a sixth resistor connected in series with the fourth resistor and the second switch.
9. The device of claim 1 , the second resistance unit further including a sixth resistor connected in series with the fourth resistor and the second switch.
10. The device of claim 9 , wherein the second switch is connected between the fourth resistor and the sixth resistor.
11. The device of claim 1 , further comprising a second comparator configured to compare the voltage of the monitor node and the reference voltage and output a signal to the resistance control unit.
12. The device of claim 1 , wherein the resistance control unit comprises a pulse generation circuit and a delay circuit.
13. The device of claim 1 , wherein at least one of the second resistor and the fourth resistor is a transistor.
14. The device of claim 13 , wherein the transistor is an n-channel transistor with a gate electrode connected to the internal voltage terminal and a well connected to the ground potential.
15. The device according to claim 1 , wherein the resistance control circuit is configured to turn off the first switch and the second switch after a first period of time after input of the operation initiation signal.
16. A voltage step-down circuit, comprising:
a first transistor having a first end connected to an internal voltage terminal and a second end connected to a first node;
a first resistor connected between the first node and a monitor node;
a first resistance adjustment unit connected in parallel with the first resistor, the first resistance adjustment unit including a second resistor and a first switch connected in series;
a third resistor connected between the monitor node and a second node;
a second resistance adjustment unit connected in parallel with the third resistor, the second resistance adjustment unit including a fourth resistor and a second switch connected in series;
a first comparator having an output terminal connected to a gate electrode of the first transistor and configured to compare a voltage of the monitor node to a reference voltage and output a control line voltage according to the comparison; and
a resistance control circuit configured to control a conductance of the first switch and a conductance of the second switch on the basis of an operation initiation signal.
17. The voltage step-down circuit of claim 16 , wherein the resistance control circuit is a D-type flip-flop circuit.
18. The voltage step-down circuit of claim 17 , wherein the resistance control unit is configured to open the first switch and the second switch after a first time period after the operation initiation signal has been supplied.
19. A semiconductor memory device, comprising:
a first transistor having a first end connected to an internal voltage terminal and a second end connected to a first node;
a first resistor connected between the first node and a monitor node;
a first resistance adjustment unit connected in parallel with the first resistor, the first resistance adjustment unit including a second resistor, a first switch, and a fifth resistor connected in series;
a third resistor connected between the monitor node and a second node;
a second resistance adjustment unit connected in parallel with the third resistor, the second resistance adjustment unit including a fourth resistor, a second switch, and a sixth resistor connected in series;
a first comparator having an output terminal connected to a gate electrode of the first transistor and configured to compare a voltage of the monitor node to a reference voltage and output a control line voltage to a gate electrode of the first transistor according to the comparison; and
a resistance control circuit configured to control a conductance of the first switch and a conductance of the second switch on the basis of an operation initiation signal.
20. The semiconductor memory device of claim 19 , wherein a ratio of a sum of resistance values of the second resistor and the fifth resistor to a resistance value of the first resistor is the same as a ratio of a sum of resistance values of the fourth resistor and the sixth resistor to a resistance value of the third resistor.