IP Library Granted Patent US 8,704,248
Granted Patent B2
US 8,704,248 · App. 14/023,926 · Granted Apr 22, 2014

Coupled asymmetric quantum confinement structures

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,704,248
App. No.
14/023,926
Granted
Apr 22, 2014
Kind
B2
Abstract

Implementations and techniques for coupled asymmetric quantum confinement structures are generally disclosed.

Claims (22)

1. An integrated circuit, comprising:

a first logic module;

a second logic module;

and a coupled asymmetric quantum confinement structure communicatively coupling the first logic module to the second logic module, wherein the coupled asymmetric quantum confinement structure comprises:

a first quantum confinement structure and a second quantum confinement structure, wherein each quantum confinement structure comprises a first cladding layer, an inner layer formed on the first cladding layer, a second cladding layer formed on the inner layer, an n+ region and a p+ region formed in the first cladding layer, and a first gate electrode formed on the second cladding layer, the n+ and the p+ regions to inject charge carriers into the inner layer and the first gate electrode being configured to deliver a first gate voltage, wherein the second quantum confinement structure is coupled in series with the first quantum confinement structure, wherein the second quantum confinement structure comprises at least one asymmetric physical dimension as compared to the first quantum confinement structure, and wherein the coupled first and second quantum confinement structures are capable of influencing a delay and/or frequency of an optical signal.

2. The integrated circuit of claim 1 , further comprising one or more additional quantum confinement structures coupled in series with the first quantum confinement structure.

3. The integrated circuit of claim 1 , wherein the first and second quantum confinement structures comprise three level energy state systems.

4. The integrated circuit of claim 1 , wherein the asymmetric physical dimension is capable of influencing a delay and/or frequency of the optical signal.

5. The integrated circuit of claim 1 , wherein the second quantum confinement structure comprises at least one asymmetric semiconductor material as compared to the first quantum confinement structure, and wherein the asymmetric semiconductor material is capable of influencing a delay and/or frequency of the optical signal.

6. The integrated circuit of claim 1 , wherein the first and second quantum confinement structures comprise one of first and second quantum wells, first and second quantum wires, or first and second quantum dots.

7. An integrated circuit, comprising:

a first logic module;

a second logic module; and

a coupled asymmetric quantum confinement structure communicatively coupling the first logic module to the second logic module, wherein the coupled asymmetric quantum confinement structure comprises:

a first quantum confinement structure comprising a first cladding layer, an inner layer formed on the first cladding layer, a second cladding layer formed on the inner layer, an n+ region and a p+ region formed in the first cladding layer, and a first gate electrode formed on the second cladding layer, the n+ and the p+ regions to inject charge carriers into the inner layer and the first gate electrode being configured to deliver a first gate voltage,

a second quantum confinement structure coupled in series with the first quantum confinement structure, wherein the second quantum confinement structure comprises a first cladding layer, an inner layer formed on the first cladding layer, a second cladding layer formed on the inner layer, an n+ region and a p+ region formed in the first cladding layer, and a second gate electrode formed on the second cladding layer, the n+ and the p+ regions to inject charge carriers into the inner layer and the second gate being configured to deliver a second gate voltage, the second quantum confinement structure comprising at least one asymmetric physical dimension as compared to the first quantum confinement structure, and

wherein the coupled first and second quantum confinement structures are capable of modifying a delay and/or frequency of an optical signal.

8. The integrated circuit of claim 7 , further comprising one or more additional quantum confinement structures coupled in series with the first quantum confinement structure.

9. The integrated circuit of claim 7 , wherein the first and second quantum confinement structures comprise three level energy state systems.

10. The integrated circuit of claim 7 , wherein the asymmetric physical dimension is capable of modifying a delay and/or frequency of the optical signal.

11. The integrated circuit of claim 7 , wherein the second quantum confinement structure comprises at least one asymmetric semiconductor material as compared to the first quantum confinement structure, and wherein the asymmetric semiconductor material is capable of influencing a delay and/or frequency of the optical signal.

12. The integrated circuit of claim 7 , wherein the first and second quantum confinement structures comprise one of first and second quantum wells, first and second quantum wires, or first and second quantum dots.

Assignments (3)
RELEASE OF SECURITY INTEREST Recorded Jul 31, 2019
From: CRESTLINE DIRECT FINANCE, L.P.
To: EMPIRE TECHNOLOGY DEVELOPMENT LLC
Reel/Frame 049924/0794 →
SECURITY INTEREST Recorded Jan 29, 2019
From: EMPIRE TECHNOLOGY DEVELOPMENT LLC
To: CRESTLINE DIRECT FINANCE, L.P.
Reel/Frame 048373/0217 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 7, 2014
From: AHN, DOYEOL
To: UNIVERSITY OF SEOUL INDUSTRY COOPERATION FOUNDATION
Reel/Frame 032381/0873 →