IP Library Patent Application 14032938
Patent Application
App. No. 14/032,938

PHOTOELECTRIC CONVERTER, AND METHOD FOR PRODUCING SAME

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
14/032,938
Abstract

A photoelectric converter ( 10 ) is provided with an n-type monocrystalline silicon substrate ( 21 ), an IN layer ( 25 ) and an IP layer ( 26 ) formed on the rear surface ( 12 ) of the n-type monocrystalline silicon substrate ( 21 ), an n-side electrode ( 40 ) electrically connected to the IN layer ( 25 ), and a p-side electrode ( 50 ) separated from the n-side electrode ( 40 ) by means of a separation groove ( 6 ) and electrically connected to the IP layer ( 26 ). In said photoelectric converter ( 10 ), a texture structure is formed on at least a portion of a region in which the n-type monocrystalline silicon substrate ( 21 ), the IN layer ( 25 ) and the IP layer ( 26 ) are formed to be in direct contact with one another.

Claims (34)

1 . A photoelectric converter, comprising:

a semiconductor substrate;

a first amorphous semiconductor layer formed on a first surface of the semiconductor substrate and including a amorphous semiconductor layer of a first conduction type;

a second amorphous semiconductor layer formed on the first surface of the semiconductor substrate in a region where the first conduction type amorphous semiconductor layer is absent and including a amorphous semiconductor layer of a second conduction type;

a first electrode electrically connected to the first amorphous semiconductor layer; and

a second electrode separated from the first electrode by means of a separation groove and electrically connected to the second amorphous semiconductor layer,

wherein a textured structure is formed in at least part of a region of the first surface where the first amorphous semiconductor layer and the second amorphous semiconductor layer are formed directly contacting the first surface.

2 . The photoelectric converter according to claim 1 , wherein

within the region where the first amorphous semiconductor layer and the second amorphous semiconductor layer are formed directly contacting the semiconductor substrate, the textured structure is formed in at least part of said region excluding a region which receives thereon an electrode edge of the first electrode and an electrode edge of the second electrode that are located along the separation groove.

3 . The photoelectric converter according to claim 1 , wherein

a part of the first amorphous semiconductor layer is laminated over a part of the second amorphous semiconductor layer via an insulation layer, and

within a region where the first amorphous semiconductor layer is formed, the textured structure is formed in at least part of said region excluding a region where the insulation layer is formed.

4 . The photoelectric converter according to claim 2 , wherein

within the region where the first amorphous semiconductor layer is formed, the textured structure is formed over substantially an entire area excluding a region where the insulation layer is formed.

5 . The photoelectric converter according to claim 1 , wherein

the first amorphous semiconductor layer is a p-type amorphous semiconductor layer, and

the second amorphous semiconductor layer is an n-type amorphous semiconductor layer.

6 . The photoelectric converter according to claim 2 , wherein

the first amorphous semiconductor layer is a p-type amorphous semiconductor layer, and

the second amorphous semiconductor layer is an n-type amorphous semiconductor layer.

7 . The photoelectric converter according to claim 3 , wherein

the first amorphous semiconductor layer is a p-type amorphous semiconductor layer, and

the second amorphous semiconductor layer is an n-type amorphous semiconductor layer.

8 . The photoelectric converter according to claim 4 , wherein

the first amorphous semiconductor layer is a p-type amorphous semiconductor layer, and

the second amorphous semiconductor layer is an n-type amorphous semiconductor layer.

9 . A method for producing a photoelectric converter, comprising:

a first step of laminating, on a first surface of a semiconductor substrate, a first amorphous semiconductor layer including a amorphous semiconductor layer of a first conduction type;

a second step of laminating, on the first surface of the semiconductor substrate in a region where the first conduction type amorphous semiconductor layer is absent, a second amorphous semiconductor layer including a amorphous semiconductor layer of a second conduction type; and

a step of forming a first electrode on the first amorphous semiconductor layer and also forming, on the second amorphous semiconductor layer, a second electrode separated from the first electrode by means of a separation groove,

the method further comprising a texture forming step of forming a textured structure on the first surface and a second surface of the semiconductor substrate while protecting at least a region of the first surface which eventually receives thereon an electrode edge of the first electrode and an electrode edge of the second electrode that are located along the separation groove.

10 . The photoelectric converter producing method according to claim 9 , wherein

a step of laminating an insulation layer on the first amorphous semiconductor layer is performed before the second step; and

in the texture forming step, the insulation layer is used as a mask to form the textured structure in a region of the first surface where the second amorphous semiconductor layer is to be laminated.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 24, 2015
From: SANYO ELECTRIC CO., LTD.
To: PANASONIC CORPORATION
Reel/Frame 035071/0276 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 24, 2015
From: PANASONIC CORPORATION
To: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.
Reel/Frame 035071/0508 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 20, 2013
From: ARIMOTO, MAMORU; SHIGEMATSU, MASATO; SAKATA, HITOSHI
To: SANYO ELECTRIC CO., LTD.
Reel/Frame 031252/0136 →