IP Library Granted Patent US 9,907,172
Granted Patent B2
US 9,907,172 · App. 14/033,776 · Granted Feb 27, 2018

DC link capacitor bank

Inventor: Stephen Berry (Newtown, GB)
Assignee: NIDEC CONTROL TECHNIQUES LIMITED
H05K1/18H01G2/16H01G4/38H05K1/0293H05K1/0263H05K2201/10015H05K2203/175
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,907,172
App. No.
14/033,776
Granted
Feb 27, 2018
Kind
B2
Abstract

A capacitor bank comprising at least two series chains each comprising a plurality of capacitors, wherein the series chains are coupled in parallel at corresponding points; and a fusible link arranged to form at least part of each coupling; wherein the corresponding points of each chain that are coupled to one another are at the same voltage when the capacitor bank is operational.

Claims (22)

1. A capacitor bank comprising:

at least two series chains each comprising a plurality of capacitors, wherein the series chains are coupled in parallel at corresponding points on each series chain by a coupling extending from one series chain to another series chain and wherein the coupling is positioned between two capacitors of one series chain and two capacitors of another series chain; and

a fusible link arranged to form at least part of the coupling, wherein the corresponding points of each chain that are coupled to one another are at the same voltage when the capacitor bank is operational.

2. The capacitor bank of claim 1 wherein the corresponding points are positioned between capacitors of each chain.

3. The capacitor bank of claim 1 wherein the corresponding points are positioned between each capacitor of each chain.

4. The capacitor bank of claim 1 wherein each series chain comprises an equal number of capacitors.

5. The capacitor bank of claim 1 wherein the bank is coupled to a PCB.

6. The capacitor bank of claim 5 wherein the bank is positioned on or within the PCB.

7. The capacitor bank of claim 5 wherein the capacitors are configured to snap-in place when positioned on the PCB.

8. The capacitor bank of claim 1 where the fusible link comprises a PCB conductive track.

9. The capacitor bank of claim 8 wherein the PCB conductive track comprises at least two sections, one section wider than the other.

10. The capacitor bank of claim 8 wherein the PCB conductive track comprises at least two narrower sections with wider sections adjacent the narrower sections.

11. The capacitor bank of claim 9 wherein at least one wider section is arranged to provide heat sinking for at least one narrower section.

12. The capacitor bank of claim 1 wherein the bank is arranged to span power rails of a plurality of circuits to be coupled to a common DC voltage level.

13. The capacitor bank of claim 1 wherein the capacitors are each of the same capacitance rating.

14. The capacitor bank of claim 1 wherein the bank is positioned within a motor drive.

15. The capacitor bank of claim 1 wherein the bank is positioned within an uninterruptible power supply.

16. The capacitor bank of claim 1 wherein the capacitor bank is positioned on a daughter card.

17. The capacitor bank of claim 1 wherein each fusible link is arranged to fail in an open circuit manner when the current carried by that link is above a pre-determined level.

18. The capacitor bank of claim 9 wherein a narrower section of the PCB track is arranged to fail in an open circuit manner when the current carried by the corresponding link is above a pre-determined level.

19. The capacitor bank of claim 1 wherein the fusible link comprises a non-linear resistor.

20. The capacitor bank of claim 19 wherein the non-linear resistor comprises a positive temperature coefficient resistor.

Assignments (2)
CHANGE OF NAME Recorded Mar 23, 2017
From: CONTROL TECHNIQUES LIMITED
To: NIDEC CONTROL TECHNIQUES LIMITED
Reel/Frame 042082/0827 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 16, 2014
From: BERRY, STEPHEN
To: CONTROL TECHNIQUES LIMITED
Reel/Frame 032691/0595 →
Priority Claims (1)
GB 1216943.9 · Sep 21, 2012 · national
Continuity (1)
Related Publication 20140085835A1 · Mar 27, 2014