IP Library Granted Patent US 8,838,922
Granted Patent B1
US 8,838,922 · App. 14/045,631 · Granted Sep 16, 2014

Computer system, server module, and storage module

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,838,922
App. No.
14/045,631
Granted
Sep 16, 2014
Kind
B1
Abstract

An exemplary computer system includes a server module including a first processor and first memory, a storage module including a second processor, a second memory and a storage device, and a transfer module. The transfer module retrieves a first transfer list including an address of a first storage area, which is set on the first memory for a read command, from the server module. The transfer module retrieves a second transfer list including an address of a second storage area in the second memory, in which data corresponding to the read command read from the storage device is stored temporarily, from the storage module. The transfer module sends the data corresponding to the read command in the second storage area to the first storage area by controlling the data transfer between the second storage area and the first storage area based on the first and second transfer lists.

Claims (58)

1. A computer system comprising:

a server module including a first processor and first memory;

a storage module including a second processor, a second memory and a storage device; and

wherein the server module further includes a transfer module which controls a data transfer between the first memory of the server module and the second memory of the storage module,

wherein when the first processor of the server module issues a read command to the second processor of the storage module via the transfer module,

wherein the transfer module retrieves a first transfer list including a first address of the first memory for the read command, which is set by the first processor;

wherein the transfer module further retrieves a second transfer list including a second address of the second memory, in which data corresponding to the read command read from the storage device is stored temporarily by the second processor,

wherein the transfer module creates a conversion list by associating the first address as the data transfer destination address with the second address as the data transfer source address in accordance with the first transfer list and the second transfer list,

wherein the transfer module executes a data transfer from the second memory to the first memory based on the conversion list,

wherein the transfer module sends a notice of a completion of the data transfer to the second processor, and

wherein the transfer module to sends a notice of a completion of the read command to the first processor in response to receiving an instruction from the second processor.

2. A computer system according to claim 1 ,

wherein a data format handled by the server module is different form a data format handled by the storage module,

wherein, in a case where the transfer module sends data in the second address of the second memory in the storage module to the first address of the first memory in the server module, the transfer module converts the data into data in the format handled by the server module by removing a data assurance code attached to the data for checking integrity of the data, and

wherein, in a case where the transfer module receives the read command to retrieve data from the second memory to the first memory, the transfer module converts a command corresponding to the read command into a command to be used in the storage module to send the converted command to the storage module.

3. A computer system according to claim 1 , further comprising a back plain located between the transfer module and the storage module.

4. A computer system according to claim 1 , wherein the server module includes the transfer module.

5. A computer system according to claim 1 , wherein the sever module, the storage module and the transfer module communicate with each other based on PCIe protocol.

6. A computer system comprising:

a server module including a first processor and a first memory;

a storage module including a second processor, a second memory and a storage device; and

wherein the server module further includes a transfer module which controls a data transfer between the first memory of the server module and the second memory of the storage module,

wherein when the first processor of the server module issues a write command to the second processor of the storage module via the transfer module,

wherein the transfer module retrieves a first transfer list including a first address of the first memory for the write command, which is set by the first processor,

wherein the transfer module further retrieves a second transfer list including a second address of the second memory, in which data corresponding to the write command is stored temporarily by the second processor,

wherein the transfer module creates a conversion list by associating the second address as the data transfer destination with the first address as the data transfer source address in accordance with the first transfer list and the second transfer list,

wherein the transfer module executes a data transfer from the first storage memory to the second memory based on the conversion list,

the transfer module sends a notice of a completion of the data transfer to the second processor, and

the transfer module sends a notice of a completion of the write command to the first processor in response to receiving an instruction from the second processor.

7. A computer system according to claim 6 ,

wherein a data format handled by the server module is different form a data format handled by the storage module,

wherein, in a case where the transfer module sends data in the first address of the first memory in the server module to the second address of the second memory in the storage module, the transfer module converts the data into data in the format handled by the storage module by adding a data assurance code attached to the data for checking integrity of the data, and

wherein, in a case where the transfer module receives the write command to send data from the first memory to the second memory, the transfer module converts a command corresponding to the write command into a command to be used in the storage module to send the converted command to the storage module.

8. A computer system according to claim 6 , further comprising a back plain located between the transfer module and the storage module.

9. A computer system according to claim 6 , wherein the server module includes the transfer module.

10. A computer system according to claim 6 , wherein the sever module, the storage module and the transfer module communicate each other base on PCIe protocol.

11. A computer system comprising:

a server module including a first processor and first memory;

a storage module including a second processor, a second memory and a storage device,

wherein the server module further includes a transfer module which controls a data transfer between the first memory of the server module and the second memory of the storage module,

wherein when the first processor of the server module issues a read command to the second processor of the storage module via the transfer module,

wherein the transfer module retrieves a first transfer list including a first address of the first memory for the read command, which is set by the first processor,

wherein the transfer module further retrieves a second transfer list including a second address of the second memory, in which data corresponding to the read command read from the storage device is stored temporarily by the second processor,

wherein the transfer module creates a conversion list which corresponds the second address of the second memory to the first address of the first memory regarding a difference between a size of data format handled by the server module and a size of data format handled by the storage module,

wherein the transfer module executes a data transfer from the second memory to the first memory based on the conversion list;

wherein the transfer module sends a notice of a completion of the data transfer to the second processor, and

wherein the transfer module sends a notice of the completion of the read command to the first processor in response to receiving an instruction from the second processor.

12. A computer system comprising:

a server module including a first processor and a first memory;

a storage module including a second processor, a second memory and a storage device; and

wherein the server module further includes a transfer module which controls a data transfer between the first memory of the server module and the second memory of the storage module

wherein when the first processor of the server module issues a write command to the second processor of the storage module via the transfer module,

wherein the transfer module retrieves a first transfer list including a first address of the first memory for the write command, which is set by the first processor,

wherein the transfer module further retrieves a second transfer list including a second address of the second memory, in which data corresponding to the write command is stored temporarily by the second processor,

wherein the transfer module creates a conversion list which corresponds the first address of the first memory to the second address of the second memory regarding a difference between a size of data format handled by the server module and a size of data format handled by the storage module,

wherein the transfer module executes a data transfer from the first memory to the second memory based on the conversion list,

wherein the transfer module sends a notice of a completion of the data transfer to the second processor, and

wherein the transfer module sends a notice of the completion of the write command to the first processor in response to receiving an instruction from the second processor.

Assignments (2)
COMPANY SPLIT Recorded Aug 20, 2024
From: HITACHI, LTD.
To: HITACHI VANTARA, LTD.
Reel/Frame 069518/0761 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 3, 2013
From: KONDOH, YUKI; OHARA, ISAO
To: HITACHI, LTD.
Reel/Frame 031342/0350 →