IP Library Granted Patent US 9,252,674
Granted Patent B2
US 9,252,674 · App. 14/088,628 · Granted Feb 2, 2016

Transistor gate driver with charge pump circuit for offline power converters

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,252,674
App. No.
14/088,628
Granted
Feb 2, 2016
Kind
B2
Abstract

A controller of the power converter according to the present invention comprises a gate driver. The gate driver generates a gate-drive signal. The gate-drive signal is coupled to drive a power transistor to switch a transformer of the power converter for regulating an output of the power converter. The gate driver has a charge-pump circuit for charging pump a voltage level of the gate-drive signal. Therefore, the gate-drive signal can fully turn on the power transistor.

Claims (38)

1. A controller of a primary side regulated power converter, comprising:

a switching circuit generating a switching signal in response to a feedback signal for regulating an output of the power converter;

a gate driver coupled to receive the switching signal for generating a gate-drive signal, the gate-drive signal coupled to drive a power transistor for switching a primary winding of a transformer of the power converter; in which the transformer has an auxiliary winding to provide a source voltage for powering the controller; and

a voltage regulator receiving a power source for generating a regulated voltage coupled to supply the power for the switching circuit and the gate driver;

wherein the gate driver has a charge-pump circuit coupled to the source voltage and the regulated voltage for charging pump the voltage level of the gate-drive signal.

2. The controller as claimed in claim 1 , wherein the gate-drive signal is coupled to switch the transformer for regulating an output current of the power converter.

3. The controller as claimed in claim 1 , wherein the source voltage is decreased in response to the decrease of an output voltage of the power converter.

4. The controller as claimed in claim 1 , wherein the gate driver comprises:

a charge-pump capacitor; and

a current source coupled to charge the charge-pump capacitor when the switch signal and the gate-drive signal are disabled;

in which the current source is supplied by the regulated voltage.

5. The controller as claimed in claim 1 , wherein the gate driver comprises:

a charge-pump capacitor used to generate a gate voltage;

a high-side transistor for generating a high state of the gate-drive signal; and

a current source series coupled to the charge-pump capacitor and a gate of the high-side transistor when the switching signal and the gate-drive signal are enabled;

in which the gate voltage is coupled to the gate of the high-side transistor to drive the high-side transistor, and the current source is supplied by the source voltage.

6. The controller as claimed in claim 1 , wherein the gate driver comprises:

a charge-pump capacitor;

a high-side transistor for generating a high state of the gate-drive signal; and

a voltage clamper coupled to the charge-pump capacitor and a gate of the high-side transistor for clamping a maximum voltage of the gate-drive signal.

7. The controller as claimed in claim 1 , wherein the gate driver comprises:

a high-side transistor for generating a high state of the gate-drive signal; and

a current source coupled to pull high a voltage level of a gate of the high-side transistor.

8. A controller of a power converter, comprising:

a gate driver generating a gate-drive signal coupled to drive a power transistor to switch a transformer of the power converter for regulating an output of the power converter;

wherein the gate driver has a charge-pump circuit for charging pump a voltage level of the gate-drive signal.

9. The controller as claimed in claim 8 , wherein the gate driver comprises:

a high-side transistor for generating a high state of the gate-drive signal;

in which the charge-pump circuit comprises:

a charge-pump capacitor;

a first current source coupled to charge the charge-pump capacitor when the gate-drive signal is disabled; and

a second current source series coupled to the charge-pump capacitor and a gate of the high-side transistor for generating a gate voltage;

in which the gate voltage is coupled to the gate of the high-side transistor to drive the high-side transistor, and the gate voltage is correlated to the second current source and a voltage generated in the charge-pump capacitor.

10. The controller as claimed in claim 9 , wherein the gate driver comprises:

a voltage damper coupled to the charge-pump capacitor and the gate of the high-side transistor for clamping a maximum voltage of the gate-drive signal.

11. The controller as claimed in claim 8 , further comprising:

a switching circuit generating a switching signal in response to a feedback signal;

in which the gate driver generates the gate-drive signal in response to the switching signal.

Assignments (3)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT RECORDED AT REEL 046410, FRAME 0933 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064072/0001 →
PATENT SECURITY AGREEMENT Recorded Jun 22, 2018
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 046410/0933 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 25, 2017
From: FAIRCHILD (TAIWAN) CORPORATION (FORMERLY SYSTEM GENERAL CORPORATION)
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 042328/0318 →