IP Library Granted Patent US 9,336,948
Granted Patent B2
US 9,336,948 · App. 14/105,209 · Granted May 10, 2016

Laminated ceramic electronic component

Inventors: Hiroki Awata (Nagaokakyo, JP); Sui Uno (Nagaokakyo, JP); Takatoshi Sueto (Nagaokakyo, JP)
Assignee: MURATA MANUFACTURING CO., LTD.
H01G4/1236H01G4/12H01G4/1227H01G4/224H01G4/30
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,336,948
App. No.
14/105,209
Granted
May 10, 2016
Kind
B2
Abstract

A laminated ceramic capacitor includes a laminate including an inner layer portion including a ceramic dielectric layer and an internal electrode, and an outer layer portion defined by a ceramic dielectric layer. At both end portions of the laminate, external electrodes are connected to the internal electrode. In the outer layer portion, a glass layer is provided. An outer ceramic dielectric layer positioned outwardly of the glass layer has a different color from the color of an inner ceramic dielectric layer positioned inwardly of the glass layer.

Claims (38)

1. A laminated ceramic electronic component comprising:

a laminate including an inner layer portion and an outer layer portion, the inner layer portion including a plurality of ceramic dielectric layers each including an internal electrode provided thereon, the outer layer portion including a plurality of ceramic dielectric layers each having no internal electrode provided thereon and positioned outwardly of the inner layer portion; and

external electrodes located at both end portions of the laminate; wherein

an outer ceramic dielectric layer, which includes an exposed ceramic dielectric layer of the outer layer portion, has a different color from a color of each of an inner ceramic dielectric layer and the inner layer portion, the inner ceramic dielectric layer being positioned inwardly of the outer ceramic dielectric layer;

the outer ceramic dielectric layer is made of a perovskite type compound including Ca and Zr;

the inner ceramic dielectric layer and the inner layer portion are made of a perovskite type compound including Ba and Ti.

2. The laminated ceramic electronic component according to claim 1 , wherein

the outer ceramic dielectric layer further includes Si; and

assuming that a content of the Ca is 1 molar part, the Si has a molar part content a satisfying 0.5 ≦a ≦5.0.

3. The laminated ceramic electronic component according to claim 1 , wherein a glass layer is provided between the outer ceramic dielectric layer and the inner ceramic dielectric layer.

4. The laminated ceramic electronic component according to claim 3 , wherein the glass layer is connected to the external electrodes at end surfaces of the laminate.

5. The laminated ceramic electronic component according to claim 4 , wherein the glass layer has a thickness of not less than about 0.3 μm.

6. The laminated ceramic electronic component according to claim 3 , wherein the outer ceramic dielectric layer positioned outwardly of the glass layer has more pores than pores in the inner ceramic dielectric layer positioned inwardly of the glass layer.

7. The laminated ceramic electronic component according to claim 3 , wherein the outer ceramic dielectric layer positioned outwardly of the glass layer has a total thickness of about 1.0 μm to about 80 μm.

8. The laminated ceramic electronic component according to claim 3 , wherein the outer ceramic dielectric layer positioned outwardly of the glass layer has a white color.

9. The laminated ceramic electronic component according to claim 3 , wherein the outer ceramic dielectric layer positioned outwardly of the glass layer has a black color.

10. A laminated ceramic electronic component comprising:

a laminate including an inner layer portion and an outer layer portion, the inner layer portion including a plurality of ceramic dielectric layers each including an internal electrode provided thereon, the outer layer portion including a plurality of ceramic dielectric layers each having no internal electrode provided thereon and positioned outwardly of the inner layer portion; and

external electrodes located at both end portions of the laminate; wherein

an outer ceramic dielectric layer, which includes an exposed ceramic dielectric layer of the outer layer portion, has a different color from a color of each of an inner ceramic dielectric layer and the inner layer portion, the inner ceramic dielectric layer being positioned inwardly of the outer ceramic dielectric layer;

when the outer ceramic dielectric layer is dissolved into a first solution, the first solution includes a perovskite type compound including Ca and Zr;

when the inner ceramic dielectric layer and the inner layer portion are dissolved into a second solution, the second solution includes a perovskite type compound including Ba and Ti.

11. The laminated ceramic electronic component according to claim 10 , wherein

the outer ceramic dielectric layer further includes Si; and

assuming that a content of the Ca is 1 molar part, the Si has a molar part content a satisfying 0.5 ≦a ≦5.0.

12. The laminated ceramic electronic component according to claim 10 , wherein a glass layer is provided between the outer ceramic dielectric layer and the inner ceramic dielectric layer.

13. The laminated ceramic electronic component according to claim 12 , wherein the glass layer is connected to the external electrodes at end surfaces of the laminate.

14. The laminated ceramic electronic component according to claim 12 , wherein the glass layer has a thickness of not less than about 0.3 μm.

15. The laminated ceramic electronic component according to claim 12 , wherein the outer ceramic dielectric layer positioned outwardly of the glass layer has more pores than pores in the inner ceramic dielectric layer positioned inwardly of the glass layer.

16. The laminated ceramic electronic component according to claim 12 , wherein the outer ceramic dielectric layer positioned outwardly of the glass layer has a total thickness of about 1.0 μm to about 80 μm.

17. The laminated ceramic electronic component according to claim 12 , wherein the outer ceramic dielectric layer positioned outwardly of the glass layer has a white color.

18. The laminated ceramic electronic component according to claim 12 , wherein the outer ceramic dielectric layer positioned outwardly of the glass layer has a black color.

19. A laminated ceramic electronic component comprising:

a laminate including an inner layer portion and a pair of outer layer portions, the inner layer portion including a plurality of ceramic dielectric layers each including an internal electrode provided thereon, the pair of outer layer portions including a plurality of ceramic dielectric layers each having no internal electrode provided thereon and positioned on both outer sides of the inner layer portion; and

external electrodes located at both end portions of the laminate; wherein

an outer ceramic dielectric layer, which includes an exposed ceramic dielectric layer of one outer layer portion of the pair of outer layer portions, has a different color from a color of an inner ceramic dielectric layer positioned inwardly of the outer ceramic dielectric layer;

the one outer layer portion having a thickness different from a thickness of another outer layer portion of the pair of outer layer portions.

20. The laminated ceramic electronic component according to claim 19 , wherein the one outer layer portion including the outer ceramic dielectric layer having the different color has a thickness that is greater than a thickness of the other outer layer portion.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 16, 2013
From: AWATA, HIROKI; UNO, SUI; SUETO, TAKATOSHI
To: MURATA MANUFACTURING CO., LTD.
Reel/Frame 031785/0074 →
Priority Claims (1)
JP 2012-281227 · Dec 25, 2012 · national
Continuity (1)
Related Publication 20140177134A1 · Jun 26, 2014