IP Library Granted Patent US 9,076,859
Granted Patent B2
US 9,076,859 · App. 14/117,463 · Granted Jul 7, 2015

Method of manufacturing semiconductor chips

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,076,859
App. No.
14/117,463
Granted
Jul 7, 2015
Kind
B2
Abstract

A method of manufacturing semiconductor chips includes removing an insulating film in a dividing region by plasma etching to a front surface. Then, roughness on a resist mask formed on the front surface is removed by plasma treatment before a BG tape is attached. After a semiconductor wafer is thinned by grinding of a backside surface thereof, the BG tape is peeled. The semiconductor wafer is divided into individual semiconductor chips by plasma etching from the front surface thereof.

Claims (14)

1. A method of manufacturing semiconductor chips by dividing a semiconductor wafer into the semiconductor chips, the semiconductor wafer having a first surface on which a plurality of semiconductor element sections defined by a dividing region are formed on an insulating film and a second surface opposed to the first surface, said method comprising:

forming on the first surface a mask that covers the semiconductor element sections but exposes the dividing region;

removing the insulating film in the exposed dividing region from the mask by applying plasma irradiation to the first surface;

removing an affected layer produced on surfaces of the mask due to the plasma irradiation for removing the insulating film by applying plasma irradiation to the first surface;

attaching a protection tape on the first surface after said removing of the affected layer;

thinning the semiconductor wafer by grinding the second surface after said attaching of the protection tape;

attaching a holding tape with a frame on the second surface after said grinding of the second surface;

peeling and removing the protection tape from the first surface after said attaching of the holding tape;

removing the semiconductor wafer in the dividing region exposed from the mask by applying plasma irradiation to the first surface after said peeling and removing of the protection tape so as to divide the semiconductor wafer into the semiconductor chips each including one of the semiconductor element sections; and

removing the mask after the semiconductor wafer is divided into the semiconductor chips by said applying of the plasma irradiation to the first surface.

2. The method of manufacturing semiconductor chips according to claim 1 , further comprising removing an affected layer produced on the second surface due to the grinding by applying plasma irradiation to the second surface before said attaching of the holding tape.

3. The method of manufacturing semiconductor chips according to claim 2 , wherein said removing of the mask is performed by applying plasma irradiation to the first surface.

4. The method of manufacturing semiconductor chips according to claim 1 , further comprising removing an affected layer produced on the second surface due to said grinding by applying plasma irradiation to the second surface before said attaching of the holding tape.

5. The method of manufacturing semiconductor chips according to claim 1 , wherein said removing of the mask is performed by applying plasma irradiation to the first surface.

Assignments (3)
CORRECTIVE ASSIGNMENT TO CORRECT THE ERRONEOUSLY FILED APPLICATION NUMBERS 13/384239, 13/498734, 14/116681 AND 14/301144 PREVIOUSLY RECORDED ON REEL 034194 FRAME 0143. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Dec 24, 2020
From: PANASONIC CORPORATION
To: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.
Reel/Frame 056788/0362 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 10, 2014
From: PANASONIC CORPORATION
To: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.
Reel/Frame 034194/0143 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 3, 2013
From: HARIKAI, ATSUSHI
To: PANASONIC CORPORATION
Reel/Frame 031701/0724 →