IP Library Granted Patent US 9,508,802
Granted Patent B2
US 9,508,802 · App. 14/118,095 · Granted Nov 29, 2016

Gettering process for producing semiconductor device

Inventors: Katsunori Danno (Susono, JP); Hiroaki Saitoh (Okazaki, JP); Akinori Seki (Shizuoka-ken, JP); Tsunenobu Kimoto (Kyoto, JP)
Assignees: Toyota Jidosha Kabushiki Kaisha; Kyoto University
H01L29/1608H01L21/02529H01L21/046H01L21/322H01L21/324H01L29/868H01L29/872H01L21/263H01L21/26506
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,508,802
App. No.
14/118,095
Granted
Nov 29, 2016
Kind
B2
Abstract

A process for producing a semiconductor device includes: forming an SiC epitaxial layer on an SiC substrate; implanting the epitaxial layer with ions; forming a gettering layer having a higher defect density than a defect density of the SiC substrate; and carrying out a heat treatment on the epitaxial layer. The semiconductor device includes an SiC substrate, an SiC epitaxial layer formed on the SiC substrate, and a gettering layer having a higher defect density than a defect density of the SiC substrate.

Claims (9)

1. A process for producing a semiconductor device, the process comprising:

forming an SiC epitaxial layer on an SiC substrate, wherein the epitaxial layer is heat treated in the process, the epitaxial layer containing heavy metal impurities;

forming, after forming the SiC epitaxial layer on the SiC substrate, a gettering layer by implanting ions different from the heavy metal impurities into at least one of the SiC substrate or the epitaxial layer, the gettering layer having a higher defect density than a defect density of the SiC substrate; and

conducting gettering of the heavy metal impurities at 1500° C. or higher after the gettering layer is formed.

2. The process according to claim 1 , wherein, in the gettering layer, a density of the implanted ions is 1×10 17 cm −3 to 1×10 21 cm −3 .

3. The process according to claim 1 , wherein the gettering layer is formed deeper than a depth of material removed by etching that is carried out before the epitaxial layer is formed.

4. The process according to claim 1 , wherein the gettering layer is formed in a region, on the SiC substrate, other than a device formation region where the semiconductor device is to be formed on the SiC substrate.

5. The process according to claim 1 , wherein the gettering layer is formed in a region within the epitaxial layer after the epitaxial layer has been formed, the region being other than a device formation region where the semiconductor device has been formed on the SiC substrate.

6. The process according to claim 1 , wherein forming the gettering layer includes implanting the ions from a side opposite to an epitaxial layer side of the SiC substrate.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 4, 2020
From: TOYOTA JIDOSHA KABUSHIKI KAISHA
To: DENSO CORPORATION
Reel/Frame 053693/0637 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 15, 2013
From: DANNO, KATSUNORI; SAITOH, HIROAKI; SEKI, AKINORI; KIMOTO, TSUNENOBU
To: TOYOTA JIDOSHA KABUSHIKI KAISHA; KYOTO UNIVERSITY
Reel/Frame 031614/0624 →
Priority Claims (1)
JP 2011-109766 · May 16, 2011 · national
Continuity (1)
Related Publication 20150064882A1 · Mar 5, 2015