IP Library Granted Patent US 9,018,067
Granted Patent B2
US 9,018,067 · App. 14/137,193 · Granted Apr 28, 2015

Semiconductor device with pocket regions and method of manufacturing the same

Inventor: Akihiro Usujima (Yokohama, JP)
Assignee: Fujitsu Semiconductor Limited
H01L29/0619H01L21/26586H01L29/1083H01L29/665H01L29/6656H01L29/6659H01L29/66659H01L29/7835H01L29/7816
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,018,067
App. No.
14/137,193
Granted
Apr 28, 2015
Kind
B2
Abstract

A semiconductor device includes a first pocket region and a second pocket region. The source region includes a first extension region having a concentration peak located at a first depth from a surface of the semiconductor substrate, and the first pocket region has a concentration peak located deeper than the first depth, and the drain region includes a second extension region having a concentration peak located at a second depth from the surface of the semiconductor substrate, and the second pocket region has a concentration peak located shallower than the second depth.

Claims (23)

1. A method of manufacturing a semiconductor device, comprising:

forming a gate insulating film on a semiconductor substrate of a first conductivity type;

forming a gate electrode on the gate insulating film;

forming a first resist film covering the semiconductor substrate position at a first side of the gate electrode and exposing the semiconductor substrate position at a second side of the gate electrode;

forming a first pocket region layer by implanting an impurity of the first conductivity type into the semiconductor substrate by using the first resist film and the gate electrode as a mask;

forming a first extension region by implanting an impurity of a second conductivity type into the semiconductor substrate using the first resist film and the gate electrode as masks;

forming a second resist film covering the semiconductor substrate position at the second side of the gate electrode and exposing the semiconductor substrate position at the first side of the gate electrode;

forming a second pocket region by implanting an impurity of the first conductivity type into the semiconductor substrate using the second resist film and the gate electrode as masks; and

forming a second extension region by implanting an impurity of the second conductivity type into the semiconductor substrate using the second resist film and the gate electrode as masks,

wherein a concentration peak position of the first pocket region is located deeper than a concentration peak position of the first extension region; and

a concentration peak position of the second pocket region is located shallower than a concentration peak position of the second extension region.

2. The method according to claim 1 , further comprising:

forming a third pocket region by implanting an impurity of the first conductivity type into the semiconductor substrate using the first resist film and the gate electrode as masks,

wherein a concentration peak position of the third pocket region is located shallower than the concentration peak position of the first extension region.

3. The method according to claim 2 ,

wherein an impurity concentration of the third pocket region is less than an impurity concentration of the second pocket region.

4. The method according to claim 2 ,

wherein an impurity concentration of the third pocket region is less than an impurity concentration of the first pocket region.

5. The method according to claim 1 , further comprising

forming a channel region in the semiconductor substrate before forming the gate electrode,

wherein a concentration peak position of the channel region is lower than the concentration peak position of the first pocket region and the concentration peak position of the second pocket region.

6. The method according to claim 1 ,

wherein the concentration peak position of the second extension region is located deeper than the concentration peak position of the first extension region.

Assignments (2)
CHANGE OF ADDRESS Recorded Dec 23, 2016
From: FUJITSU SEMICONDUCTOR LIMITED
To: FUJITSU SEMICONDUCTOR LIMITED
Reel/Frame 041188/0401 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 20, 2013
From: USUJIMA, AKIHIRO
To: FUJITSU SEMICONDUCTOR LIMITED
Reel/Frame 031833/0294 →
Priority Claims (1)
JP 2009-297363 · Dec 28, 2009 · national
Continuity (2)
Division 12958555 · Dec 2, 2010
Related Publication 20140113422A1 · Apr 24, 2014