IP Library Granted Patent US 9,104,077
Granted Patent B2
US 9,104,077 · App. 14/168,062 · Granted Aug 11, 2015

Liquid crystal display device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,104,077
App. No.
14/168,062
Granted
Aug 11, 2015
Kind
B2
Abstract

A liquid crystal display device is provided with a thin film transistor which includes a gate electrode film that is provided in a first electrode layer located over a first insulating layer, a semiconductor film that is disposed over the gate electrode film via a second insulating layer, a drain electrode and a source electrode that are provided in a second electrode layer located over the semiconductor film and are in contact with an upper surface of the semiconductor film, and a light blocking film that is disposed under the first insulating layer. At least a part thereof overlaps the semiconductor film and the gate electrode film in a plan view. One of the drain electrode and the source electrode is connected to a gate line, and the light blocking film is electrically connected to the source electrode.

Claims (41)

1. A liquid crystal display device comprising:

a pixel;

a pixel transistor;

an image signal line that supplies an image signal to the pixel;

a scanning signal line that supplies a control signal to the pixel; and

an output transistor that outputs the control signal to the scanning signal line,

wherein the output transistor includes

a gate electrode film that is provided in a first electrode layer located over a first insulating layer;

a semiconductor film that is disposed above the gate electrode film via a second insulating layer;

a drain electrode that is provided in a second electrode layer located over the semiconductor film and is in contact with a part of an upper surface of the semiconductor film;

a source electrode that is provided in the second electrode layer and is in contact with a part of the upper surface of the semiconductor film; and

a light blocking film that is disposed under the first insulating layer and is provided so that at least a part thereof overlaps the semiconductor film and the gate electrode film in a plan view,

wherein one of the drain electrode and the source electrode is connected to the scanning signal line, and

wherein the light blocking film is a metal film, and is electrically connected to the source electrode.

2. The liquid crystal display device according to claim 1 , wherein the other of the drain electrode and the source electrode is connected to a clock signal line which supplies a periodic pulse.

3. The liquid crystal display device according to claim 1 , wherein the gate electrode is connected to a wiring in the second electrode layer via a first hole which penetrates through the second insulating layer, and

wherein the light blocking film is connected to the source electrode via a second hole which penetrates through the first and second insulating layers.

4. The liquid crystal display device according to claim 2 , wherein the gate electrode is connected to a wiring in the second electrode layer via a first hole which penetrates through the second insulating layer, and

wherein the light blocking film is connected to the source electrode via a second hole which penetrates through the first and second insulating layers.

5. A liquid crystal display device comprising:

a first substrate;

a pixel formed on the first substrate;

a pixel transistor formed in the pixel;

an image signal line that supplies an image signal to the pixel transistor;

a scanning signal line that supplies a control signal for controlling turning-on and turning-off of the pixel transistor; and

an output transistor that outputs the control signal to the scanning signal line,

wherein the output transistor includes

a light blocking film that is formed on the first substrate;

a first insulating layer that is formed on the light blocking film;

a gate electrode film that is provided in a first electrode layer located over the first insulating layer;

a semiconductor film that is disposed above the gate electrode film via a second insulating layer;

a drain electrode that is provided in a second electrode layer located over the semiconductor film and is in contact with a part of an upper surface of the semiconductor film; and

a source electrode that is provided in the second electrode layer and is in contact with a part of the upper surface of the semiconductor film,

wherein the light blocking film is provided so that at least a part thereof overlaps the semiconductor film and the gate electrode film in a plan view,

wherein one of the drain electrode and the source electrode is connected to the scanning signal line, and

wherein the light blocking film is a metal film, and is electrically connected to the source electrode.

6. The liquid crystal display device according to claim 5 , wherein the other of the drain electrode and the source electrode is connected to a clock signal line which supplies a periodic pulse.

7. The liquid crystal display device according to claim 5 , wherein the gate electrode is connected to a wiring in the second electrode layer via a first hole which penetrates through the second insulating layer, and

wherein the light blocking film is connected to the source electrode via a second hole which penetrates through the first and second insulating layers.

8. The liquid crystal display device according to claim 6 , wherein the gate electrode is connected to a wiring in the second electrode layer via a first hole which penetrates through the second insulating layer, and

wherein the light blocking film is connected to the source electrode via a second hole which penetrates through the first and second insulating layers.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 22, 2025
From: JAPAN DISPLAY INC.
To: MAGNOLIA WHITE CORPORATION
Reel/Frame 072130/0313 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 30, 2014
From: OCHIAI, TAKAHIRO; MIYAMOTO, MOTOHARU; HOSHIBA, MASAHIRO
To: JAPAN DISPLAY INC.
Reel/Frame 032088/0655 →