IP Library Granted Patent US 8,908,311
Granted Patent B1
US 8,908,311 · App. 14/173,895 · Granted Dec 9, 2014

Data storage device writing a multi-sector codeword in segments over multiple disk revolutions

Inventor: Steven R. Vasquez (Rancho Santa Margarita, CA)
Assignee: Western Digital Technologies, Inc.
G11B20/1217G11B2020/1232
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,908,311
App. No.
14/173,895
Granted
Dec 9, 2014
Kind
B1
Abstract

A data storage device is disclosed comprising a head actuated over a disk comprising a plurality of data sectors. During a first revolution of the disk, write data is first encoded into a codeword spanning at least a first data sector and a second data sector and a first part of the codeword is written to the first data sector. During a second revolution of the disk, the write data is second encoded into the codeword and a second part of the codeword is written to the second data sector.

Claims (51)

1. A data storage device comprising:

a disk comprising a plurality of data sectors;

a head actuated over the disk; and

control circuitry configured to:

during a first revolution of the disk, first encode write data into a codeword spanning at least a first data sector and a second data sector and write a first part of the codeword to the first data sector; and

during a second revolution of the disk, second encode the write data into the codeword and write a second part of the codeword to the second data sector.

2. The data storage device as recited in claim 1 , wherein during the first revolution of the disk the control circuitry is configured to disable writing the second part of the codeword to the second data sector.

3. The data storage device as recited in claim 2 , wherein the control circuitry is further configured to disable the writing due to a detected off-track condition.

4. The data storage device as recited in claim 2 , wherein the control circuitry is further configured to disable the writing by disabling a write gate.

5. The data storage device as recited in claim 1 , wherein during the first revolution of the disk the control circuitry is further configured to:

first encode the write data into the codeword spanning at least the first data sector, the second data sector, a third data sector and a fourth data sector; and

write a third part of the codeword to the third data sector following the second data sector.

6. The data storage device as recited in claim 5 , wherein during a third revolution of the disk the control circuitry is further configured to:

third encode the write data into the codeword; and

write a fourth part of the codeword to the fourth data sector.

7. The data storage device as recited in claim 1 , wherein the control circuitry is further configured to:

store the write data in a buffer, including the write data for the first and second data sector;

during the first revolution of the disk, transfer the write data for the first and second data sector from the buffer to an encoder configured to encode the write data into the codeword; and

during the second revolution of the disk, transfer the write data for the first and second data sector from the buffer to the encoder configured to encode the write data into the codeword.

8. A method of operating a data storage device, the method comprising:

during a first revolution of a disk, first encoding write data into a codeword spanning at least a first data sector and a second data sector and writing a first part of the codeword to the first data sector; and

during a second revolution of the disk, second encoding the write data into the codeword and writing a second part of the codeword to the second data sector.

9. The method as recited in claim 8 , wherein during the first revolution of the disk further comprising disabling the writing of the second part of the codeword to the second data sector.

10. The method as recited in claim 9 , further comprising disabling the writing due to a detected off-track condition.

11. The method as recited in claim 9 , further comprising disabling the writing by disabling a write gate.

12. The method as recited in claim 8 , wherein during the first revolution of the disk further comprising:

first encoding the write data into the codeword spanning at least the first data sector, the second data sector, a third data sector and a fourth data sector; and

writing a third part of the codeword to the third data sector following the second data sector.

13. The method as recited in claim 12 , wherein during a third revolution of the disk further comprising:

third encoding the write data into the codeword; and

writing a fourth part of the codeword to the fourth data sector.

14. The method as recited in claim 8 , further comprising:

storing the write data in a buffer, including the write data for the first and second data sector;

during the first revolution of the disk, transferring the write data for the first and second data sector from the buffer to an encoder configured to encode the write data into the codeword; and

during the second revolution of the disk, transferring the write data for the first and second data sector from the buffer to the encoder configured to encode the write data into the codeword.

15. Control circuitry configured to:

during a first revolution of a disk comprising a plurality of data sectors, first encode write data into a codeword spanning at least a first data sector and a second data sector and cause a head for the disk to write a first part of the codeword to the first data sector; and

during a second revolution of the disk, second encode the write data into the codeword and cause a head for the disk to write a second part of the codeword to the second data sector.

16. The control circuitry as recited in claim 15 , wherein during the first revolution of the disk the control circuitry is configured to disable writing the second part of the codeword to the second data sector.

17. The control circuitry as recited in claim 16 , wherein the control circuitry is further configured to disable the writing due to a detected off-track condition.

18. The control circuitry as recited in claim 16 , wherein the control circuitry is further configured to disable the writing by disabling a write gate.

19. The control circuitry as recited in claim 15 , wherein during the first revolution of the disk the control circuitry is further configured to:

first encode the write data into the codeword spanning at least the first data sector, the second data sector, a third data sector and a fourth data sector; and

cause the head to write a third part of the codeword to the third data sector following the second data sector.

20. The control circuitry as recited in claim 19 , wherein during a third revolution of the disk the control circuitry is further configured to:

third encode the write data into the codeword; and

cause the head to write a fourth part of the codeword to the fourth data sector.

21. The control circuitry as recited in claim 15 , wherein the control circuitry is further configured to:

store the write data in a buffer, including the write data for the first and second data sector;

during the first revolution of the disk, transfer the write data for the first and second data sector from the buffer to an encoder configured to encode the write data into the codeword; and

during the second revolution of the disk, transfer the write data for the first and second data sector from the buffer to the encoder configured to encode the write data into the codeword.

Assignments (8)
PATENT COLLATERAL AGREEMENT - DDTL LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 067045/0156 →
PATENT COLLATERAL AGREEMENT - A&R LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 064715/0001 →
RELEASE OF SECURITY INTEREST AT REEL 038744 FRAME 0481 Recorded Feb 8, 2022
From: JPMORGAN CHASE BANK, N.A.
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 058982/0556 →
RELEASE OF SECURITY INTEREST Recorded Mar 5, 2018
From: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 045501/0714 →
SECURITY AGREEMENT Recorded May 17, 2016
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 038744/0481 →
SECURITY AGREEMENT Recorded May 17, 2016
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 038744/0281 →
SECURITY AGREEMENT Recorded May 17, 2016
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 038722/0229 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 22, 2014
From: VASQUEZ, STEVEN R.
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 032729/0923 →
Continuity (1)
Provisional Application 61931805 · Jan 27, 2014