IP Library Granted Patent US 9,484,740
Granted Patent B2
US 9,484,740 · App. 14/183,903 · Granted Nov 1, 2016

Electrostatic discharge clamp

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,484,740
App. No.
14/183,903
Granted
Nov 1, 2016
Kind
B2
Abstract

An electrostatic discharge clamp may include a reference generator and a comparator. The electrostatic discharge clamp may be characterized by a time constant. A voltage difference caused by an electrostatic discharge event may activate the electrostatic discharge clamp. The comparator may hold the electrostatic discharge clamp in an active state responsive to a reference voltage provided by the reference generator. A duration of the active state of the electrostatic discharge clamp may facilitate dissipation of the electrostatic discharge event.

Claims (40)

1. A device, comprising:

an initiator path configured to provide an initiator signal;

a supply path configured to provide a supply signal;

a first gate transistor, coupled to the supply path and a ground path, the first gate transistor configured to clamp the supply path to the ground path responsive to a difference between the initiator signal and the supply signal;

a second gate transistor configured to generate a gating signal for the first gate transistor responsive to the difference;

a reference generator coupled to the first gate transistor, the reference generator configured to generate a reference signal when the supply path is clamped to the ground path; and

a comparator configured to cause the first gate transistor to unclamp the supply path responsive to the reference signal.

2. The device of claim 1 , further comprising:

a resistor-capacitor element, coupled to the supply path and the initiator path, the resistor-capacitor element operable to cause the initiator signal to lag the supply signal.

3. The device of claim 2 , where the resistor-capacitor element is configured to prevent generation of the difference in response to events that have a duration longer than a threshold duration.

4. The device of claim 3 , where the resistor-capacitor element is configured to allow generation of the difference by events with a duration shorter than the threshold duration.

5. The device of claim 1 , further comprising a diode coupled to the supply path and the ground path, the diode oriented to:

allow current to flow from the ground path to the supply path; and

prevent current flow across the diode from the supply path to the ground path.

6. The device of claim 1 , further comprising a third gate transistor, coupled to the comparator and the first gate transistor, configured to modulate the gating signal responsive to an output of the comparator.

7. The device of claim 6 , where the reference generator is further coupled to the second gate transistor, the reference generator further configured to generate the reference signal based on the gating signal.

8. The device of claim 7 , where the reference generator is configured to generate the reference signal based on an inverse of the gating signal.

9. The device of claim 6 , where the output of the comparator is configured to cause the third transistor to hold the gating signal based on a comparison of the reference signal and the initiator signal.

10. The device of claim 9 , where the first transistor is configured to clamp the supply path to the ground path when the gating signal is held.

11. The device of claim 10 , further comprising a failsafe transistor to prevent the hold of the gating signal when the difference is below a threshold.

12. A method, comprising:

responsive to a difference between a supply signal and an initiator signal, clamping a supply path to a ground path;

responsive to the clamping, generating a reference signal;

comparing the reference signal to the initiator signal;

responsive to comparing the reference signal to the initiator signal, holding the supply path clamped to the ground path after the supply signal and initiator signal have equilibrated; and

unclamping the supply path to the ground path responsive to the initiator signal rising above the reference signal.

13. The method of claim 12 , further comprising charging a capacitor via a resistor and the supply signal, the charging causing the initiator signal to lag the supply signal on a scale of a time constant.

14. The method of claim 12 , where generating the reference signal comprises voltage dividing a gating signal that controls the clamping of the supply path to the ground path.

15. The method of claim 12 , where holding the supply path clamped comprising generating at the comparator, an output that causes a transistor to prevent a gating signal that controls the clamping of the supply path to the ground path from discharging.

16. A device, comprising:

an initiator path configured to provide an initiator signal;

a supply path configured to provide a supply signal;

a resistor-capacitor element, coupled to the supply path and the initiator path, the resistor-capacitor element characterized by a time constant, the initiator signal configured to lag the supply signal;

a first gate transistor, coupled to the supply path and a ground path, the first gate transistor configured to clamp the supply path to the ground path responsive to a difference between the initiator signal and the supply signal;

a reference generator coupled to the first gate transistor, the reference generator configured to generate a reference signal when the supply path is clamped to the ground path; and

a comparator configured to cause the first gate transistor to unclamp the supply path responsive to the initiator signal crossing a current level of the reference signal.

17. The device of claim 16 , further comprising a second gate transistor configured to generate a gating signal for the first transistor responsive to the difference.

18. The device of claim 16 , where the comparator is configured to cause the first gate transistor to hold supply path clamped to the ground path until the initiator signal and supply signal have equilibrated.

19. The device of claim 17 , where reference generator is configured to generate the reference signal responsive to an inverse of the gating signal.

20. The device of claim 16 , where the reference generator is configured to generate the reference signal by voltage dividing a gating signal that controls the clamping of the supply path to the ground path.

Assignments (6)
CORRECTIVE ASSIGNMENT TO CORRECT THE EXECUTION DATE PREVIOUSLY RECORDED AT REEL: 047422 FRAME: 0464. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Mar 6, 2019
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 048883/0702 →
MERGER Recorded Oct 5, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047422/0464 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: BROADCOM CORPORATION
Reel/Frame 041712/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 1, 2017
From: BROADCOM CORPORATION
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041706/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: BROADCOM CORPORATION
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037806/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 19, 2014
From: VENKATASUBRAMANIAN, RAMACHANDRAN; OERTLE, KENT CHARLES
To: BROADCOM CORPORATION
Reel/Frame 032245/0354 →