IP Library Granted Patent US 8,951,856
Granted Patent B1
US 8,951,856 · App. 14/190,164 · Granted Feb 10, 2015

Low-noise, high-gain semiconductor device incorporating BCD (Bipolar-CMOS-DMOS) technology and process of making the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,951,856
App. No.
14/190,164
Granted
Feb 10, 2015
Kind
B1
Abstract

Techniques are described to form a low-noise, high-gain semiconductor device. In one or more implementations, the device includes a substrate including a first dopant material having a concentration ranging from about 1×10 10 /cm 3 to about 1×10 19 /cm 3 . The substrate also includes at least two active regions formed proximate to a surface of the substrate. The at least two active regions include a second dopant material, which is different than the first dopant material. The device further includes a gate structure formed over the surface of the substrate between the active regions. The gate structure includes a doped polycrystalline layer and an oxide layer formed over the surface between the surface and the doped polycrystalline layer. The doped polycrystalline layer includes the first dopant material having a concentration ranging from about 1×10 19 /cm 3 to about 1×10 21 /cm 3 .

Claims (9)

1. A process comprising:

forming at least two active regions proximate to a surface of a substrate, the substrate including a first dopant material having a concentration ranging from about 1×10 13 /cm 3 to about 1×10 17 /cm 3 to increase a transconductance factor, the at least two active regions including a second dopant material; and

forming a gate structure over the surface of the substrate between the at least two active regions, the gate structure including a doped polycrystalline layer and oxide layer formed between the doped polysilicon layer and the surface, the doped polycrystalline layer including a second dopant material having a concentration ranging from about 1×10 19 /cm 3 to about 1×10 21 /cm 3 ,

wherein the doped polycrystalline layer further comprises a first doped polycrystalline region including the second dopant material having a concentration ranging from about 1×10 19 /cm 3 to about 1×10 21 /cm 3 , a second doped polycrystalline region including the first dopant material having a concentration ranging from about 1×10 19 /cm 3 to about 1×10 21 /cm 3 , and a third doped polycrystalline region including the second dopant material having a concentration ranging from about 1×10 19 /cm 3 to about 1×10 21 /cm 3 , the first doped polycrystalline region and the third doped polycrystalline region comprise at least two separate and distinct regions disposed within an interior of the second doped polycrystalline region.

2. The process as recited in claim 1 , wherein the second doped polycrystalline region is disposed between the first doped polycrystalline region and the third doped polycrystalline region.

3. The process as recited in claim 1 , wherein the substrate comprises a well.

4. The process as recited in claim 3 , further comprising:

forming the at least two active regions in the well.

5. The process as recited in claim 1 , wherein the first dopant material comprises a p-type dopant material and the second dopant material comprises an n-type dopant material.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 28, 2020
From: MAXIM INTEGRATED PRODUCTS, INC.
To: MURATA MANUFACTURING CO., LTD.
Reel/Frame 051959/0111 →