IP Library Granted Patent US 9,263,323
Granted Patent B2
US 9,263,323 · App. 14/194,433 · Granted Feb 16, 2016

Semiconductor device having parallel conductive lines including a cut portion and method of manufacturing the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,263,323
App. No.
14/194,433
Granted
Feb 16, 2016
Kind
B2
Abstract

A semiconductor device includes a plurality of parallel conductive lines that are spaced apart from one another in a first direction and extend in a second direction transverse to the first direction. The parallel conductive lines includes first and second lines that are adjacent, and a third line that is adjacent to the second line, and the first and third lines each have a cut portion at different points along the second direction.

Claims (21)

1. A semiconductor device comprising:

a wiring pattern that includes a plurality of parallel conductive lines that are spaced apart from one another in a first direction and extend in a second direction transverse to the first direction,

wherein the parallel conductive lines includes first and second lines that are adjacent, a third line that is adjacent to the second line, the first and third lines each having a cut portion at different points along the second direction, fourth and fifth lines adjacent to the third line, each having a cut portion that is substantially aligned in the second direction with the cut portion of the third line, and sixth and seventh lines adjacent to the first line, each having a cut portion that is substantially aligned in the second direction with the cut portion of the first line.

2. The semiconductor device according to claim 1 , wherein the parallel conductive lines are evenly spaced.

3. The semiconductor device according to claim 1 , wherein the second line is continuous in the second direction between the point of the cut portion of the first line and the point of the cut portion of the third line.

4. The semiconductor device according to claim 1 , wherein the second line has a first curved portion near the cut portion of the first line and a second curved portion near the cut portion of the third line.

5. The semiconductor device according to claim 4 , wherein the first line has a curved portion that is bent toward the cut portion of the third line, and the third line has curved portion that is bent toward the cut portion of the first line.

6. The semiconductor device according to claim 5 , wherein the sixth line has a wider width portion adjacent the curved portion of the first line, and the fourth line has a wider width portion adjacent the curved portion of the third line.

7. The semiconductor device according to claim 1 , wherein

each of the fourth and sixth lines is connected to a transistor and two lines on both sides thereof are not connected to a fixed potential.

8. A semiconductor device comprising:

a wiring pattern that includes a plurality of parallel conductive lines that are spaced apart from one another in a first direction and extend in a second direction crossing the first direction,

wherein the parallel conductive lines include a first cut portion that separate a first group of three adjacent lines and a second cut portion that separate a second group of three adjacent lines, the first cut portion and the second cut portion being located at different points along the second direction.

9. The semiconductor device according to claim 8 , wherein the parallel conductive lines are evenly spaced.

10. The semiconductor device according to claim 9 , wherein the first group of four adjacent lines is adjacent to the second group of four adjacent lines such that no line is interposed between the two groups.

11. The semiconductor device according to claim 10 , wherein one of the two middle lines in each of the first and second groups is connected to a transistor and the remaining three lines are not connected to a fixed potential.

12. A semiconductor device comprising:

a wiring pattern that includes a plurality of parallel conductive lines that are spaced apart from one another in a first direction and extend in a second direction transverse to the first direction,

wherein the parallel conductive lines includes first and second lines that are adjacent, and a third line that is adjacent to the second line, the first and third lines each having a cut portion at different points along the second direction, and

the second line is continuous in the second direction between the point of the cut portion of the first line and the point of the cut portion of the third line.

13. The semiconductor device according to claim 12 , wherein the parallel conductive lines are evenly spaced.

Assignments (5)
MERGER Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: K.K. PANGEA
Reel/Frame 055659/0471 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: KIOXIA CORPORATION
Reel/Frame 055669/0001 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: K.K. PANGEA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 055669/0401 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 14, 2017
From: KABUSHIKI KAISHA TOSHIBA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 043194/0647 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 27, 2014
From: SONODA, MASAHISA
To: KABUSHIKI KAISHA TOSHIBA
Reel/Frame 033197/0326 →