IP Library Granted Patent US 9,389,164
Granted Patent B2
US 9,389,164 · App. 14/203,257 · Granted Jul 12, 2016

Methods of and apparatus for measuring metal cleanliness

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,389,164
App. No.
14/203,257
Granted
Jul 12, 2016
Kind
B2
Abstract

Methods and apparatus for measuring the cleanliness of molten metals. Direct current is passed between electrodes through molten metal advancing through a passage in an electrically resistive wall. A voltage signal is analyzed for the presence of solid generally non-metallic inclusions in the metal. Direct current is supplied by one or more ultra-capacitors and the decay in discharge voltage of the capacitor(s) is compensated for by passing the current from each capacitor through a resistor ladder network circuit having resistors connected in parallel. Individual resistors are switched on or off in a sequence effective to change the resistance of the circuit and maintain the current within a predetermined range. Heat generation and noise pick-up are minimized by maintaining a low discharge voltage and measurement current while using FETs only in the fully ON or OFF conditions to switch the resistors into or out of the circuits.

Claims (36)

1. Apparatus for measuring cleanliness of a molten metal, the apparatus comprising:

one or more rechargeable ultra-capacitors operable at a discharge voltage of 2.7 volts or less;

at least two electrodes;

a metal cleanliness probe having an interior, a wall made of electrically resistive material and a passage in the wall interconnecting the interior with an exterior of the probe to allow molten metal to pass therethrough, wherein one of the at least two electrodes is positioned in the interior of the probe as an interior electrode and another of the at least two electrodes is positioned outside the probe as an exterior electrode;

a device registering voltage across the interior and exterior electrodes and generating a voltage signal;

for each of the one or more ultra-capacitors, an associated resistor ladder network circuit interconnecting its associated ultra-capacitor with one of the electrodes, each resistor ladder network circuit comprising two or more resistors connected in parallel to each other, each resistor being in a circuit leg including one or more field effect transistors capable of being switched directly between a non-conductive OFF condition and a fully conductive ON condition, wherein each resistor ladder network circuit has resistance values effective to maintain a measurement current of no more than 100 amps through molten metal present in the passage when the circuit is exposed to the discharge voltage from the one or more ultra-capacitors;

a controller adapted for individually switching the field effect transistors of the circuit legs of each resistor ladder network circuit between the non-conductive OFF condition and the fully conductive ON condition according to a sequence effective for maintaining the measurement current within a pre-determined current range at least for a time required for measurement of cleanliness of the molten metal; and

a switchable circuit by-passing each resistor ladder network circuit and connecting each ultra-capacitor directly across the interior and exterior electrodes for purging the passage.

2. The apparatus of claim 1 , wherein the field effect transistor or transistors of each of the circuit legs are surface mounted field effect transistors.

3. The apparatus of claim 2 , wherein the field effect transistor or transistors of each of the circuit legs introduce a resistance of less than 1 milli-ohm into the circuit leg when in the fully conductive ON condition.

4. The apparatus of claim 3 , wherein at least one circuit leg includes two or more of the field effect transistors, and wherein the two or more field effect transistors are connected in parallel to each other.

5. The apparatus of claim 1 , wherein the resistors of each resistor ladder network circuit have resistance values that differ from each other, and wherein the controller is programmed to switch the field effect transistors of the circuit legs to first turn on a circuit leg of lowest resistance, and then to turn on one or more circuit legs of higher resistance as the discharge voltage of the at least one ultra-capacitor declines during the time required for measurement.

6. The apparatus of claim 5 , wherein each resistor ladder network circuit has three or more circuit legs and the controller is programmed to turn on the circuit legs according to a binary sequence effective to maintain the measurement current within the pre-determined current range.

7. The apparatus of claim 6 , wherein the resistors each have a resistance value within a range of 0.02 to 2.64 ohms.

8. The apparatus of claim 1 , further comprising a device measuring the measurement current and generating a signal alerting the controller when the current falls to a lower limit of the pre-determined current range.

9. The apparatus of claim 1 , further comprising a voltage signal analyzer adapted to determine metal cleanliness from the signal from the device registering voltage.

10. The apparatus claim 1 , further comprising a charger for charging the one or more of the rechargeable ultra-capacitors.

11. The apparatus of claim 1 , having a single ultra-capacitor and a single associated resistor ladder network circuit.

12. The apparatus of claim 1 , having two or more ultra-capacitors and two or more associated resistor ladder network circuits.

13. The apparatus of claim 12 , wherein the switchable circuit is coupled to the two or more ultra-capacitors in series and by-passes the resistor ladder network circuits to connect the series-connected ultra-capacitors across the interior and exterior electrodes for purging the passage.

14. The apparatus of claim 1 , wherein the at least two electrodes consist only of the internal electrode and the external electrode.

15. The apparatus of claims 1 , wherein the one or more ultra-capacitors, the resistors and the field effect transistors are positioned on a circuit board immediately adjacent to each other to minimize susceptibility to noise reception.

16. A method of measuring cleanliness of a molten metal, the method comprising:

charging at least one ultra-capacitor to a voltage of 2.7 volts or less;

advancing molten metal through a passage in a wall made of electrically resistive material between an interior and an exterior of a metal cleanliness probe;

discharging the at least one ultra-capacitor, via a resistor ladder network circuit associated with each ultra-capacitor, through the molten metal advancing through the passage between an interior electrode positioned in the interior of the probe and an exterior electrode positioned outside the probe, wherein each resistor ladder network circuit comprises two or more resistors connected in parallel to each other, each resistor being in a circuit leg including one or more field effect transistors capable of being switched directly between a non-conductive OFF condition and a fully conductive ON condition, each resistor ladder network having resistance values effective to maintain a measurement current of no more than 100 amps through the molten metal advancing through the passage;

switching the field effect transistors of the circuit legs of each resistor ladder network circuit between the non-conductive OFF condition and the fully conductive ON condition according to a sequence for maintaining the measurement current within a pre-determined current range at least for a time required for measurement of cleanliness of the molten metal; and

registering voltage across the internal and external electrodes during the time required for measurement, generating a voltage signal and determining cleanliness of the molten metal from the voltage signal, wherein the passage is purged before the time required for measurement of cleanliness of the molten metal by directing current from the at least one ultra-capacitor through molten metal in the passage while causing the current to by-pass each resistor ladder network circuit.

17. The method of claim 16 , wherein each resistor ladder network circuit has three or more circuit legs and the individual switching of the field effect transistors of the circuit legs of each resistor ladder network ladder circuit is carried out according to a binary sequence to maintain the measurement current within the pre-determined current range.

18. The method of claim 16 , wherein the sequence is pre-determined according to a calibration routine and recorded for use during the time required for measurement of cleanliness of the molten metal.

19. The method of claim 16 , wherein the at least one ultra-capacitor is charged to a voltage of 0.8 to 1.4 volts.

20. The method of claim 16 , wherein the field effect transistors are switched in each resistor ladder network circuit in a sequence to maintain the measurement current in a pre-determined range of 55 to 65 amps.

21. The method of claim 16 , wherein the field effect transistors are switched in each resistor ladder network circuit in a sequence to maintain the measurement current in a pre-determined range of 60 to 65 amps.

22. The method of claim 16 , wherein the field effect transistors are switched from the OFF to the ON condition by voltage signals generated by a controller.

23. The method of claim 16 , wherein charging at least one ultra-capacitor includes charging two ultra-capacitors, and wherein discharging the at least one ultra-capacitor includes discharging the two ultra-capacitors via two resistor ladder network circuits each associated with a respective one of the two ultra-capacitors.

24. The method of claim 23 , wherein the passage is purged by connecting the two ultra-capacitors in series and discharging the series-connected ultra-capacitors through the passage.

Assignments (11)
RELEASE OF SECURITY INTEREST AT REEL/FRAME 41389/0077 Recorded Mar 13, 2025
From: STANDARD CHARTERED BANK
To: NOVELIS INC.; NOVELIS KOBLENZ GMBH
Reel/Frame 070502/0196 →
SECURITY INTEREST Recorded Mar 11, 2025
From: NOVELIS DEUTSCHLAND GMBH; NOVELIS INC.; NOVELIS KOBLENZ GMBH
To: CITIBANK, N.A.
Reel/Frame 070481/0417 →
SECURITY INTEREST Recorded May 21, 2019
From: NOVELIS INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION
Reel/Frame 049247/0325 →
SECURITY INTEREST Recorded Jan 17, 2017
From: NOVELIS INC.
To: STANDARD CHARTERED BANK
Reel/Frame 041389/0077 →
RELEASE OF SECURITY INTEREST Recorded Jan 17, 2017
From: BANK OF AMERICA, N.A.
To: NOVELIS INC.
Reel/Frame 041410/0858 →
RELEASE OF SECURITY INTEREST Recorded Jul 29, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NOVELIS INC.
Reel/Frame 039508/0249 →
SECURITY INTEREST Recorded Jun 12, 2015
From: NOVELIS INC.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 035947/0038 →
SECURITY INTEREST Recorded Jun 9, 2015
From: NOVELIS INC
To: WELLS FARGO BANK, NATIONAL ASSOCIATION
Reel/Frame 035871/0735 →
SECURITY INTEREST Recorded Jun 5, 2015
From: NOVELIS, INC.
To: BANK OF AMERICA, N.A.
Reel/Frame 035833/0972 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 20, 2014
From: THORNTON, GARY
To: VERGENT PRODUCTS, INC.
Reel/Frame 032931/0498 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 20, 2014
From: VERGENT PRODUCTS, INC.
To: NOVELIS INC.
Reel/Frame 032931/0676 →