IP Library Granted Patent US 9,276,065
Granted Patent B2
US 9,276,065 · App. 14/208,911 · Granted Mar 1, 2016

Semiconductor device and method of manufacturing the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,276,065
App. No.
14/208,911
Granted
Mar 1, 2016
Kind
B2
Abstract

Provided is a semiconductor device formed with a trench portion for providing a concave portion in a gate width direction and with a gate electrode provided within and on a top surface of the trench portion via a gate insulating film. At least a part of a surface of each of the source region and the drain region is made lower than other parts of the surface by removing a thick oxide film formed in the vicinity of the gate electrode. Making lower the part of the surface of each of the source region and the drain region allows current flowing through a top surface of the concave portion of the gate electrode at high concentration to flow uniformly through the entire trench portion, which increase an effective gate width of the concave portion formed so as to have a varying depth in a gate width direction.

Claims (19)

1. A semiconductor device comprising:

a first conductivity type semiconductor substrate;

a trench in the first conductivity type semiconductor substrate, the trench having a side surface and a bottom surface extending in a gate width direction;

a concave surface region spaced away from the trench by a constant distance, such that the concave surface region follows a contour of the side surface of the trench;

an isolation region surrounding the concave surface region and the trench;

a gate electrode within the trench and overlying a planar portion of the first conductivity type semiconductor substrate and spaced apart therefrom by a gate insulating film, such that the gate electrode has a relatively wide portion in the trench and a relatively narrow portion on the planar portion of the first conductivity type semiconductor substrate;

a source region of a second conductivity type and a drain region of the second conductivity type in the substrate below the concave surface region, the source and drain regions extending into the semiconductor substrate to a depth below a deepest portion of the isolation region,

such that the source and drain regions are adjacent to the side surface of the trench and sandwich the gate electrode therebetween below the concave surface region.

2. A semiconductor device comprising:

a first conductivity type semiconductor substrate;

linear recesses in the first conductivity type semiconductor substrate;

a source region of a second conductivity type and a drain region of the second conductivity type, spaced apart from each other in the first conductivity type semiconductor substrate below the linear recesses;

a planar portion of the first conductivity type semiconductor substrate between the source region and the drain region comprising a first channel region;

a trench having a constant depth in the substrate along the planar portion and having a side surface and a bottom surface comprising a second channel region,

wherein the linear recesses are separated from the side surface of the trench by a constant distance, such that the linear recesses follow a contour of the side surface of the trench;

an isolation region surrounding the linear recesses and the trench;

a gate insulating film on a surface of the planar portion and a surface of the trench; and

a gate electrode on the gate insulating film,

wherein the gate electrode has a relatively wide portion in the trench and a relatively narrow portion on the planar portion of the first conductivity type semiconductor substrate and the source region and the drain region are adjacent to the side surface of the trench and extend into the semiconductor substrate to a depth below a deepest portion of the isolation region.

Assignments (3)
CHANGE OF NAME Recorded Mar 12, 2018
From: SII SEMICONDUCTOR CORPORATION
To: ABLIC INC.
Reel/Frame 045567/0927 →
CORRECTIVE ASSIGNMENT TO CORRECT THE EXECUTION DATE PREVIOUSLY RECORDED AT REEL: 037783 FRAME: 0166. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Feb 23, 2016
From: SEIKO INSTRUMENTS INC
To: SII SEMICONDUCTOR CORPORATION
Reel/Frame 037903/0928 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 11, 2016
From: SEIKO INSTRUMENTS INC
To: SII SEMICONDUCTOR CORPORATION .
Reel/Frame 037783/0166 →