IP Library Granted Patent US 9,088,469
Granted Patent B2
US 9,088,469 · App. 14/222,738 · Granted Jul 21, 2015

Multi-mode orthogonal frequency division multiplexing receiver for highly-spectrally-efficient communications

Inventors: Amir Eliaz (Moshav Ben Shemen, IL); Ilan Reuven (Ganey Tikva, IL)
Assignee: MagnaCom Ltd.
H04L27/2649H04L27/38
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,088,469
App. No.
14/222,738
Granted
Jul 21, 2015
Kind
B2
Abstract

A receiver may comprise a sequence estimation circuit and operate in at least two modes. In a first mode, the sequence estimation circuit may process OFDM symbols received on a first number of data-carrying subcarriers to recover a number of mapped symbols per OFDM symbol that is greater than the first number. In a second mode, the sequence estimation circuit may process OFDM symbols received on a second number of data-carrying subcarriers to recover a number of mapped symbols per OFDM symbol that is equal to the second number. The second number may be equal to or different from the first number. While the receiver operates in the first mode, the sequence estimation circuit may be operable to generate candidate vectors and process the candidate vectors using a controlled ISCI model to generate reconstructed physical subcarrier values.

Claims (50)

1. A receiver comprising:

circuitry comprising a decoding circuit and being operable in at least two orthogonal frequency division multiplexing (OFDM) modes, wherein:

while said circuitry operates in a first of said OFDM modes, said decoding circuit processes OFDM symbols received on X data-carrying subcarriers to recover Y mapped symbols per OFDM symbol, where Y is greater than X and X and Y are positive integers;

while said circuitry operates in a second of said OFDM modes, said decoding circuit processes OFDM symbols received on J data-carrying subcarriers to recover K mapped symbols per OFDM symbol, where K is equal to or less than J, and J and K are positive integers; and

wherein:

said decoding circuit is a sequence estimation circuit; and

while said circuitry operates in a first of said OFDM modes, said sequence estimation circuit generates candidate vectors and processes said candidate vectors using an inter-symbol correlation and/or inter-subcarrier interference (ISCI) model to generate reconstructed physical subcarrier values.

2. The receiver of claim 1 , wherein said mapped are N-QAM symbols, N being an integer.

3. The receiver of claim 1 , wherein said sequence estimation circuit is based on a maximum-likelihood sequence estimation circuit.

4. The receiver of claim 1 , wherein said circuitry is configurable between said first of said OFDM modes and said second of said OFDM modes during operation based on one or more of: feedback, channel or other communication conditions, network controller, application and user input.

5. The receiver of claim 1 , wherein X is different than J.

6. A method performed by an electronic receiver that operates in at least two orthogonal frequency division multiplexing (OFDM) modes, said method comprising:

while said receiver operates in a first of said OFDM modes:

receiving OFDM symbols on X data-carrying subcarriers;

processing said OFDM symbols to recover Y mapped symbols per OFDM symbol, where Y is greater than X and X and Y are positive integers; and

generating candidate vectors and processing said candidate vectors using an inter-symbol correlation and/or inter-subcarrier interference (ISCI) model to generate reconstructed physical subcarrier values

while said receiver operates in a second of said OFDM modes,

receiving OFDM symbols on J data-carrying subcarriers; and

processing said OFDM symbols to recover K mapped symbols per OFDM symbol, where K is equal to or less than J, and J and K are positive integers.

7. The method of claim 6 , wherein said mapped symbols are N-QAM symbols, N being an integer.

8. The method of claim 6 , wherein said receiver comprises a sequence estimation circuit.

9. The method of claim 8 , wherein said sequence estimation circuit is based on a maximum-likelihood sequence estimation circuit.

10. A receiver comprising:

circuitry comprising a decoding circuit and a model circuit operable to model inter-subcarrier interference introduced to signals received by said receiver and being operable in at least two orthogonal frequency division multiplexing (OFDM) modes, wherein:

while said circuitry operates in a first of said OFDM modes, said decoding circuit processes OFDM symbols received on X data-carrying subcarriers to recover Y mapped symbols per OFDM symbol, where Y is greater than X and X and Y are positive integers;

while said circuitry operates in a second of said OFDM modes, said decoding circuit processes OFDM symbols received on J data-carrying subcarriers to recover K mapped symbols per OFDM symbol, where K is equal to or less than J, and J and K are positive integers.

11. The receiver of claim 10 , wherein:

while said circuitry operates in said first OFDM mode, said model circuit is in a first configuration; and

while said circuitry operates in said first OFDM mode, said model circuit is in a second configuration.

12. The receiver of claim 11 , wherein:

said model circuit is turned on in said first configuration; and

said model circuit is turned off in said second configuration.

13. The receiver of claim 10 , wherein:

said model circuit is configured by a plurality of coefficients;

in said first configuration, said plurality of coefficients are set to values that introduce inter-subcarrier correlation when processing a plurality of subcarriers.

14. The receiver of claim 13 , wherein:

in said second configuration, said plurality of coefficients are set to values that do not introduce inter-subcarrier correlation when processing a plurality of subcarriers.

15. The receiver of claim 10 , wherein:

said model circuit is configured by a plurality of coefficients;

in said first configuration, said plurality of coefficients are set to values based on nonlinearity experienced by signals received by said receiver.

16. The receiver of claim 15 , wherein:

in said second configuration, said plurality of coefficients are set to an identity matrix.

17. The receiver of claim 10 , wherein said model circuit is operable to model nonlinear distortion introduced to said signals received by said receiver.

18. A receiver comprising:

circuitry comprising a decoding circuit and being operable in at least two orthogonal frequency division multiplexing (OFDM) modes, wherein:

while said circuitry operates in a first of said OFDM modes, said decoding circuit is operable to process OFDM symbols to recover more mapped symbols per OFDM symbol than there are data-carrying subcarriers per OFDM symbol;

while said circuitry operates in a second of said OFDM modes, said decoding circuit is operable to process OFDM symbols to recover:

fewer mapped symbols per OFDM symbol than there are data-carrying subcarriers per OFDM symbol; or

the same number of mapped symbols per OFDM symbol as there are data-carrying subcarriers per OFDM symbol; and

while said circuitry operates in a first of said OFDM modes, said sequence estimation circuit generates candidate vectors and processes said candidate vectors using an inter-symbol correlation and/or inter-subcarrier interference (ISCI) model to generate reconstructed physical subcarrier values.

Assignments (3)
CORRECTIVE ASSIGNMENT TO CORRECT THE EXECUTION DATE PREVIOUSLY RECORDED AT REEL: 047422 FRAME: 0464. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Mar 6, 2019
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 048883/0702 →
MERGER Recorded Oct 5, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047422/0464 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 2, 2017
From: MAGNACOM LTD.
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041604/0861 →
Continuity (7)
Continuation 13921813 · Jun 19, 2013
Provisional Application 61726099 · Nov 14, 2012
Provisional Application 61729774 · Nov 26, 2012
Provisional Application 61747132 · Dec 28, 2012
Provisional Application 61768532 · Feb 24, 2013
Provisional Application 61807813 · Apr 3, 2013
Related Publication 20140286459A1 · Sep 25, 2014