IP Library Granted Patent US 9,406,531
Granted Patent B1
US 9,406,531 · App. 14/229,280 · Granted Aug 2, 2016

Integrated circuit packaging system with photoimagable dielectric-defined trace and method of manufacture thereof

Inventors: Zigmund Ramirez Camacho (Singapore, SG); Bartholomew Liao Chung Foh (Singapore, SG); Sheila Marie L. Alvarez (Singapore, SG); Dao Nguyen Phu Cuong (Singapore, SG); HeeJo Chi (Yeoju-gun, KR)
Assignee: STATS ChipPAC Pte. Ltd.
H01L21/4857H01L21/485H01L21/486H01L21/56H01L23/12H01L24/85
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,406,531
App. No.
14/229,280
Granted
Aug 2, 2016
Kind
B1
Abstract

A system and method of manufacture of an integrated circuit packaging system includes: a photoimagable dielectric layer having a trace opening for exposing the carrier; a trace within the trace opening; an inner solder resist layer directly on the photoimagable dielectric layer and the trace, the inner solder resist layer having a bond pad opening for exposing the trace; an integrated circuit over the inner solder resist layer, the integrated circuit electrically connected to the trace through the bond pad opening; an encapsulation directly on the integrated circuit and the inner solder resist layer; and an external interconnect electrically coupled to the trace and the integrated circuit.

Claims (23)

1. An integrated circuit packaging system comprising:

a photoimagable dielectric layer having a trace opening for exposing a carrier;

a trace within the trace opening;

an inner solder resist layer directly on the photoimagable dielectric layer and the trace, the inner solder resist layer having a bond pad opening for exposing the trace, and the trace includes a trace recess partially filling the trace opening for mold locking with the inner solder resist layer;

an integrated circuit over the inner solder resist layer, the integrated circuit electrically connected to the trace through the bond pad opening;

an encapsulation directly on the integrated circuit and the inner solder resist layer; and

an external interconnect electrically coupled to the trace and the integrated circuit.

2. The system as claimed in claim 1 further comprising:

a bond pad directly on the trace and within the bond pad opening; and

a die interconnect from the integrated circuit to the bond pad.

3. The system as claimed in claim 1 further comprising a bond pad and a bond pad recess in the bond pad opening, the bond pad recess for mold locking with the encapsulation.

4. The system as claimed in claim 1 wherein the trace is within the photoimagable dielectric layer and on the inner solder resist layer.

5. The system as claimed in claim 1 further comprising an outer solder resist layer is directly on the photoimagable dielectric layer and the trace, the outer solder resist layer having a ball pad opening for exposing the trace.

6. The system as claimed in claim 5 wherein the trace includes the trace recess within the trace opening for mold locking with the inner solder resist layer and the trace directly on the photoimagable dielectric layer.

7. The system as claimed in claim 5 further comprising:

a bond pad directly on the trace and within the bond pad opening;

a ball pad directly on the trace and within the ball pad opening;

the external interconnect is directly on the ball pad; and

a die interconnect from the integrated circuit to the bond pad for electrically connecting the integrated circuit and the ball pad.

8. The system as claimed in claim 5 further comprising:

a bond pad and a bond pad recess in the bond pad opening, the bond pad recess for mold locking with the encapsulation; and

a ball pad and a ball pad recess in the ball pad opening, the ball pad recess for mold locking with the external interconnect.

9. The system as claimed in claim 5 wherein the trace is within the photoimagable dielectric layer with the trace on the inner solder resist layer and the outer solder resist layer.

Assignments (2)
CHANGE OF NAME Recorded Jul 27, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 039492/0890 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 5, 2014
From: CAMACHO, ZIGMUND RAMIREZ; FOH, BARTHOLOMEW LIAO CHUNG; ALVAREZ, SHEILA MARIE L.; CUONG, DAO NGUYEN PHU; CHI, HEEJO
To: STATS CHIPPAC LTD.
Reel/Frame 033087/0240 →