IP Library Granted Patent US 9,312,305
Granted Patent B2
US 9,312,305 · App. 14/242,490 · Granted Apr 12, 2016

Phase-change memory device having multiple diodes

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,312,305
App. No.
14/242,490
Granted
Apr 12, 2016
Kind
B2
Abstract

A phase-change memory device with an improved current characteristic is provided. The phase-change memory device includes a metal word line, a semiconductor layer of a first conductivity type being in contact with the metal word line, and an auxiliary diode layer being in contact with metal word line and the semiconductor layer.

Claims (15)

1. A phase-change memory device, comprising:

a semiconductor substrate;

a metal word line formed on the semiconductor substrate;

a polysilicon layer of a first conductivity type being in contact with an upper portion of the metal word line; and

an auxiliary diode layer formed laterally and directly adjacent to outer sidewalls of the polysilicon layer to be in electrical contact with the metal word line and having a second conductivity type opposite to the first conductivity type.

2. A phase-change memory device, comprising:

a semiconductor substrate;

a metal word line formed on the semiconductor substrate;

a polysilicon layer of a first conductivity type being in contact with an upper portion of the metal word line; and

an auxiliary diode layer formed laterally and directly adjacent to outer sidewalls of the metal word line to be in electrical contact with the polysilicon layer and having a second conductivity type opposite to the first conductivity type.

3. A phase-change memory device, comprising:

a semiconductor substrate;

a metal word line formed on the semiconductor substrate;

a polysilicon layer of a first conductivity type being in contact with an upper portion of the metal word line; and

an auxiliary diode layer formed laterally and directly adjacent to outer sidewalls of the metal word line and the polysilicon layer and having a second conductivity type opposite to the first conductivity type.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 7, 2024
From: SK HYNIX INC.
To: MIMIRIP LLC
Reel/Frame 067335/0246 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 1, 2014
From: PARK, HAE CHAN
To: SK HYNIX INC.
Reel/Frame 032575/0972 →