IP Library Granted Patent US 9,070,775
Granted Patent B2
US 9,070,775 · App. 14/245,203 · Granted Jun 30, 2015

Thin film transistor

Inventors: Gholamreza Chaji (Waterloo, CA); Maryam Moradi (Melrose, MA)
Assignee: Ignis Innovations Inc.
H01L29/78654H01L29/78696H01L51/0048H01L29/0673H01L51/0508H01L29/413B82Y10/00
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,070,775
App. No.
14/245,203
Granted
Jun 30, 2015
Kind
B2
Abstract

A thin film transistor comprises a semiconductor layer; first and second dielectric layers disposed on opposite sides of the semiconductor layer; a first metal layer forming first and second terminals on the opposite side of the first dielectric layer from the semiconductor layer, one of said first and second terminals extending through said first dielectric layer into contact with the semiconductor layer, the first and second terminals and the first dielectric layer forming a capacitor; and a second metal layer forming a third terminal on the opposite side of the second dielectric layer from the semiconductor layer. The first and second terminals may be source and drain terminals, and the third terminal may be a gate terminal. The first metal layer may be divided to form the first and second terminals. The third terminal may be shared with one of the first and second terminals.

Claims (11)

1. A thin film capacitor comprising

a semiconductor layer having a controllable resistance,

first and second dielectric layers disposed on opposite sides of the semiconductor layer,

a first metal layer forming first and second terminals on the opposite side of the first dielectric layer from the semiconductor layer, said first terminal extending through said first dielectric layer into contact with the semiconductor layer, said second terminal not contacting said semiconductor layer

a second metal layer forming a third terminal on the opposite side of the second dielectric layer from the semiconductor layer; and

a voltage source coupled to one of said second and third terminals for reducing the resistance of said semiconductor layer, and the other of said second and third terminals forming a capacitor with said semiconductor layer.

2. The thin film capacitor of claim 1 , wherein the first and second terminals are source and drain terminals, and said third terminal is a gate terminal.

3. The thin film capacitor of claim 1 in which said first metal layer is divided to form said first and second terminals.

4. The thin film capacitor of claim 1 in which said third terminal is shared with one of said first and second terminals.

5. The thin film capacitor of claim 1 in which said second and third terminals are connected, and a capacitor is formed between said semiconductor layer and said second and third terminals.

6. The thin film capacitor of claim 1 in which a source of a toggling voltage is connected to a terminal of said thin-film capacitor.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 19, 2023
From: IGNIS INNOVATION INC.
To: IGNIS INNOVATION INC.
Reel/Frame 063706/0406 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 4, 2014
From: CHAJI, GHOLAMREZA; MORADI, MARYAM
To: IGNIS INNOVATION INC.
Reel/Frame 032603/0833 →
Continuity (5)
Continuation In Part 13563930 · Aug 1, 2012
Provisional Application 61514887 · Aug 3, 2011
Provisional Application 61931778 · Jan 27, 2014
Provisional Application 61921912 · Dec 30, 2013
Related Publication 20140217409A1 · Aug 7, 2014