IP Library Granted Patent US 9,184,704
Granted Patent B2
US 9,184,704 · App. 14/246,582 · Granted Nov 10, 2015

Timing alignment for power amplifier

Inventor: James Brice (Cambridge, GB)
Assignee: SNAPTRACK, INC.
H03F1/3247H03F1/0222H03F3/189H03F3/19H03F3/20H03F2200/102H03F2200/451H03F2201/3227
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,184,704
App. No.
14/246,582
Granted
Nov 10, 2015
Kind
B2
Abstract

There is described a method of controlling signal alignment in a power amplifier, comprising: receiving an input signal to be amplified; receiving a supply voltage for the power amplifier, the supply voltage being derived in dependence on the signal to be amplified; amplifying the input signal to produce an output signal; comparing the output signal with a plurality of distorted versions of the input signal, each distorted version of the input signal being associated with a different time delay value; and adjusting the timing of either the input signal or the supply voltage by an amount in dependence on a time delay value determined to be associated with a distorted version of the input signal which most closely matches the output signal.

Claims (27)

1. A method of controlling signal alignment in a power amplifier, comprising:

receiving an input signal to be amplified;

receiving a supply voltage for the power amplifier, the supply voltage being derived in dependence on the signal to be amplified;

amplifying the input signal to produce an output signal;

comparing the output signal with a plurality of distorted versions of the input signal, each distorted version of the input signal being associated with a different time delay value; and

adjusting timing of either the input signal or the supply voltage by an amount in dependence on a time delay value determined to be associated with one of the plurality of distorted versions of the input signal.

2. The method of claim 1 , wherein the timing is adjusted by the time delay value associated with one of the plurality of distorted versions of the input signal which most closely matches the output signal.

3. The method of claim 1 , wherein the distorted versions of the input signal are estimates of an expected distortion of the input signal for a given time delay.

4. The method of claim 1 , wherein the distortion is an amplitude distortion and/or a phase distortion.

5. The method of claim 1 , further comprising capturing a sample of the output signal for the comparing step.

6. The method of claim 5 , further comprising capturing a sample of the input signal for the comparing step.

7. The method of claim 6 , wherein the samples of the input signal and the output signal are synchronized.

8. The method of claim 6 , further comprising generating the plurality of distorted versions of the input signal from the captured sample of the input signal.

9. The method of claim 1 , wherein each time delay value comprises a size and a direction of a delay.

10. The method of claim 1 , further comprising the step of pre-distorting an RF input signal to generate the input signal to be amplified.

11. The method of claim 1 , further comprising generating the supply voltage in dependence on the input signal by tracking the input signal.

12. An apparatus for controlling the alignment of signals in a power amplifier adapted to receive an input signal to be amplified and a supply voltage, the supply voltage being derived in dependence on the signal to be amplified, and to amplify the input signal to produce an output signal, the apparatus comprising:

a comparator for comparing the output signal with a plurality of distorted versions of the input signal, each distorted version of the input signal being associated with a different time delay value; and

a timing block for adjusting timing of either the input signal or the supply voltage by an amount in dependence on a time delay determined to be associated with one of the plurality of distorted versions of the input signal.

13. The apparatus of claim 12 , wherein the timing block is further adapted for adjusting the timing by time delay value associated with the one of the plurality of distorted versions of the input signal which most closely matches the output signal.

14. The apparatus of claim 12 , further including a distortion controller for generating distorted versions of the input signal, the distorted versions of the input signal being estimates of an expected distortion of the input signal for a given time delay.

15. The apparatus of claim 14 , wherein the distortion controller is adapted to generate an amplitude distortion and/or a phase distortion.

16. The apparatus of claim 14 , further comprising a capture block for capturing a sample of the output signal; and a capture block for capturing a sample of the input signal.

17. The apparatus of claim 16 , further comprising a controller for synchronizing the capture of the samples of the input signal and the output signal.

18. The apparatus of claim 16 , wherein the distortion controller is adapted to generate the plurality of distorted versions of the input signal from the captured sample of the input signal.

19. The apparatus of claim 12 , wherein each time delay value comprises a size and a direction of a delay.

20. The apparatus of claim 12 , further comprising a pre-distortion block for pre-distorting an RF signal to generate the input signal.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 22, 2015
From: NUJIRA LIMITED
To: SNAPTRACK, INC.
Reel/Frame 036001/0933 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 1, 2015
From: BRICE, JAMES
To: NUJIRA LIMITED
Reel/Frame 035309/0404 →
Priority Claims (1)
GB 1104568.9 · Mar 17, 2011 · national
Continuity (2)
Continuation 13422218 · Mar 16, 2012
Related Publication 20140218108A1 · Aug 7, 2014