IP Library Granted Patent US 9,355,365
Granted Patent B2
US 9,355,365 · App. 14/255,561 · Granted May 31, 2016

Systems and methods for superconducting integrated circuits

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,355,365
App. No.
14/255,561
Granted
May 31, 2016
Kind
B2
Abstract

A superconducting integrated circuit may include a magnetic flux transformer having an inner inductive coupling element and an outer inductive coupling element that surrounds the inner inductive coupling element along at least a portion of a length thereof. The magnetic flux transformer may have a coaxial-like geometry such that a mutual inductance between the first inductive coupling element and the second inductive coupling element is sub-linearly proportional to a distance that separates the first inner inductive coupling element from the first outer inductive coupling element. At least one of the first inductive coupling element and the second inductive coupling element may be coupled to a superconducting programmable device, such as a superconducting qubit.

Claims (34)

1. A superconducting integrated circuit comprising:

a superconducting signal line;

a first conductor part of a coaxial flux transformer interrupting the signal line; and

a programmable device including:

a loop of superconducting material, and

a second conductor part of the coaxial flux transformer coupled to the loop of superconducting material wherein the first conductor part of the coaxial flux transformer is in a coaxial arrangement to the second conductor part of the coaxial flux transformer.

2. The superconducting integrated circuit of claim 1 wherein the programmable device is a superconducting flux qubit.

3. The superconducting integrated circuit of claim 1 wherein the programmable device is a coupling device.

4. The superconducting integrated circuit of claim 1 wherein the second conductor part of the coaxial flux transformer interrupts the loop of superconducting material.

5. The superconducting integrated circuit of claim 1 further comprising a compound Josephson junction interrupting the loop of superconducting material and wherein the second conductor part of the coaxial flux transformer interrupts the compound Josephson junction.

6. The superconducting integrated circuit of claim 1 wherein the coaxial arrangement suppresses an effect of any fabrication discrepancies on a mutual inductance between the first conductor part of the coaxial flux transformer and the second conductor part of the coaxial flux transformer.

7. The superconducting integrated circuit of claim 6 wherein the mutual inductance between the first conductor part of the coaxial flux transformer and the second conductor part of the coaxial flux transformer is sub-linearly proportional to a distance that separates between the first conductor part of the coaxial flux transformer and the second conductor part of the coaxial flux transformer.

8. The superconducting integrated circuit of claim 1 wherein:

the first conductor part of the coaxial flux transformer is an inner conductor, and

the second conductor part of the coaxial flux transformer is an outer conductor.

9. The superconducting integrated circuit of claim 1 wherein:

the first conductor part of the coaxial flux transformer is an outer conductor, and

the second conductor part of the coaxial flux transformer is an inner conductor.

10. The superconducting integrated circuit of claim 1 wherein the first conductor part of the coaxial flux transformer is spaced radially inwardly of the second conductor part of the coaxial flux transformer.

11. The superconducting integrated circuit of claim 1 wherein the first conductor part of the coaxial flux transformer is spaced radially outwardly of the second conductor part of the coaxial flux transformer.

12. A superconducting integrated circuit comprising:

a superconducting signal line;

a plurality of programmable devices wherein each respective programmable device includes a respective signal receiver portion; and

a plurality of coaxial flux transformers, wherein each coaxial flux transformers includes a respective conductor coupled to the signal line, wherein:

each respective conductor is in a coaxial arrangement with a respective signal receiver portion, to suppress an effect of any fabrication discrepancies on a mutual inductance between the respective conductor to the respective signal receiver portion.

13. The superconducting integrated circuit of claim 12 wherein the plurality of programmable devices are superconducting flux qubits.

14. The superconducting integrated circuit of claim 12 wherein the plurality of programmable devices are coupling devices.

15. The superconducting integrated circuit of claim 12 wherein the suppression of the effect of any fabrication discrepancies on the mutual inductance between the inner conductor and the outer conductor is a logarithmic suppression.

16. The superconducting integrated circuit of claim 12 wherein the respective signal receiver portion interrupts a body portion of the respective programmable devices.

17. The superconducting integrated circuit of claim 12 further comprising:

a plurality of compound Josephson junctions, wherein a respective compound Josephson junction interrupts a respective current path in the respective programmable devices; and

wherein the respective signal receiver portion is included in the respective compound Josephson junction.

18. The superconducting integrated circuit of claim 12 wherein the respective signal receiver portion is an inner conductor in a respective coaxial flux transformer.

19. The superconducting integrated circuit of claim 12 wherein the respective signal receiver portion is an outer conductor in a respective coaxial flux transformer.

Assignments (9)
RELEASE OF SECURITY INTEREST Recorded Mar 11, 2025
From: PSPIB UNITAS INVESTMENTS II INC.
To: D-WAVE SYSTEMS INC.; 1372934 B.C. LTD.
Reel/Frame 070470/0098 →
INTELLECTUAL PROPERTY SECURITY AGREEMENT Recorded Apr 14, 2023
From: D-WAVE SYSTEMS INC.; 1372934 B.C. LTD.
To: PSPIB UNITAS INVESTMENTS II INC., AS COLLATERAL AGENT
Reel/Frame 063340/0888 →
RELEASE OF SECURITY INTEREST Recorded Sep 20, 2022
From: PSPIB UNITAS INVESTMENTS II INC., IN ITS CAPACITY AS COLLATERAL AGENT
To: D-WAVE SYSTEMS INC.
Reel/Frame 061493/0694 →
SECURITY INTEREST Recorded Mar 3, 2022
From: D-WAVE SYSTEMS INC.
To: PSPIB UNITAS INVESTMENTS II INC.
Reel/Frame 059317/0871 →
SECURITY INTEREST Recorded Nov 29, 2019
From: D-WAVE SYSTEMS INC.
To: BDC CAPITAL INC.
Reel/Frame 051144/0499 →
SECURITY INTEREST Recorded Mar 22, 2019
From: D-WAVE SYSTEMS INC.
To: BDC CAPITAL INC.
Reel/Frame 048674/0188 →
RELEASE OF SECURITY INTEREST Recorded Apr 13, 2017
From: VENTURE LENDING & LEASING VI, INC.; VENTURE LENDING & LEASING VII, INC.
To: D-WAVE SYSTEMS INC.
Reel/Frame 042252/0256 →
CORRECTIVE ASSIGNMENT TO REMOVE APPL. NO. 8733763 PREVIOUSLY RECORDED AT REEL: 034841 FRAME: 0497. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT. Recorded Jan 30, 2015
From: D-WAVE SYSTEMS INC.
To: VENTURE LENDING & LEASING VI, INC.; VENTURE LENDING & LEASING VII, INC.
Reel/Frame 034862/0237 →
SECURITY INTEREST Recorded Jan 29, 2015
From: D-WAVE SYSTEMS INC.
To: VENTURE LENDING & LEASING VI, INC.; VENTURE LENDING & LEASING VII, INC.
Reel/Frame 034841/0497 →