IP Library Granted Patent US 9,313,060
Granted Patent B2
US 9,313,060 · App. 14/269,246 · Granted Apr 12, 2016

System and method for multi-threaded OFDM channel equalizer with coprocessor

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,313,060
App. No.
14/269,246
Granted
Apr 12, 2016
Kind
B2
Abstract

A system for an orthogonal frequency division multiplexed (OFDM) equalizer, said system comprising a program memory, a program sequencer and a processing unit connected to each other, wherein the processing unit comprises an input selection unit, an arithmetic logic unit (ALU), a coprocessor and an output selection unit; further wherein the program sequencer schedules the processing of one or more symbol-carrier pairs input to said OFDM equalizer using multiple threads; retrieves, for each of the one or more symbol-carrier pairs, multiple program instructions from said program memory; generates multiple expanded instructions corresponding to said retrieved multiple program instructions; and further wherein said ALU performs said processing of the one or more symbol-carrier pairs using the multiple threads across multiple pipeline stages, wherein said processing comprises said ALU executing arithmetic operations to process said expanded instructions using said multiple threads across the multiple pipeline stages.

Claims (16)

1. A system for an orthogonal frequency division multiplexed (OFDM) equalizer, said OFDM equalizer comprising one or more inputs and one or more outputs, said system comprising a program memory, a program sequencer and a processing unit connected to each other, wherein:

the processing unit comprises

an input selection unit,

an arithmetic logic unit (ALU) having one or more inputs and an output,

wherein said ALU is pipelined and has a plurality of pipeline stages,

a coprocessor and

an output selection unit;

further wherein the program sequencer

schedules the processing of one or more symbol-carrier pairs input to said OFDM equalizer using a plurality of threads,

retrieves, for each of the one or more symbol-carrier pairs, a plurality of program instructions from said program memory, and

generates a plurality of expanded instructions corresponding to said retrieved plurality of program instructions; and

further wherein

said ALU performs said processing of the one or more symbol-carrier pairs using the plurality of threads across said plurality of pipeline stages,

wherein said processing comprises

said ALU executing one or more arithmetic operations to process said expanded instructions using said plurality of threads across said plurality of pipeline stages; and

said coprocessor executing division of one by the square root of a real number.

Assignments (3)
SECURITY INTEREST Recorded Jan 18, 2024
From: AVIAT NETWORKS, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS ADMINISTRATIVE AGENT
Reel/Frame 066351/0322 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 13, 2023
From: REDLINE COMMUNICATIONS INC.
To: AVIAT U.S., INC.
Reel/Frame 063754/0223 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 5, 2014
From: SARCA, OCTAVIAN VALERIU
To: REDLINE COMMUNICATIONS, INC.
Reel/Frame 032817/0711 →