IP Library Granted Patent US 9,723,725
Granted Patent B2
US 9,723,725 · App. 14/289,249 · Granted Aug 1, 2017

Rigid-flexible circuit interconnects

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,723,725
App. No.
14/289,249
Granted
Aug 1, 2017
Kind
B2
Abstract

In an example embodiment, a circuit interconnect includes a first printed circuit board (PCB), a second PCB, a spacer, and an electrically conductive solder joint. The first PCB includes a first electrically conductive pad. The second PCB includes a second electrically conductive pad. The spacer is configured to position the first PCB relative to the second PCB such that a space remains between the first PCB and the second PCB after the first electrically conductive pad and the second electrically conductive pad are conductively connected in a soldering process. The electrically conductive solder joint conductively connects the first electrically conductive pad and the second electrically conductive pad.

Claims (25)

1. A circuit interconnect comprising:

a first printed circuit board (PCB) including a first electrically conductive pad and a first spacer consisting of a first electrically conductive plate and a first dielectric layer located on the first electrically conductive plate;

a second PCB including a second electrically conductive pad and a second spacer consisting of a second electrically conductive plate and a second dielectric layer located on the second electrically conductive plate;

the first spacer and the second spacer configured to at least partially abut and to position the first PCB relative to the second PCB such that a space remains between the first PCB and the second PCB after the first electrically conductive pad and the second electrically conductive pad are conductively connected in a soldering process, wherein the first spacer and the second spacer each have a height equivalent to one-half the height of the space that remains between the first PCB and the second PCB; and

an electrically conductive solder joint conductively connecting the first electrically conductive pad and the second electrically conductive pad.

2. The circuit interconnect of claim 1 , further comprising a dielectric support located at least in part within the space between the first PCB and the second PCB.

3. The circuit interconnect of claim 1 , wherein:

one of the first PCB and the second PCB includes a rigid PCB, and

another of the first PCB and the second PCB includes a flexible PCB.

4. The circuit interconnect of claim 1 , wherein the first electrically conductive pad is a fine-pitch pad and the second electrically conductive pad is a fine-pitch pad.

5. The circuit interconnect of claim 1 , wherein the first electrically conductive pad has a diameter equal to or less than 0.28 millimeters (mm) and the second electrically conductive pad has a diameter equal to or less than 0.28 mm.

6. The circuit interconnect of claim 1 , wherein the first PCB further includes a third electrically conductive pad, and a distance from a center of the first electrically conductive pad and a center of the third electrically conductive pad is equal to or less than 0.7 millimeters.

7. A rigid-flex circuit including a rigid-flex interconnect comprising:

a flexible printed circuit board (PCB) including:

a first plurality of electrically conductive pads; and

a first plurality of spacers consisting of a first plurality of electrically conductive plates covered by a first dielectric layer;

a rigid PCB including:

a second plurality of electrically conductive pads;

a second plurality of spacers consisting of a second plurality of electrically conductive plates covered by a second dielectric layer; and

a plurality of electrically conductive solder joints conductively connecting the first plurality of electrically conductive pads and the second plurality of electrically conductive pads,

the first plurality of spacers positioned to abut the second plurality of spacers as the first plurality of electrically conductive pads and the second plurality of electrically conductive pads are conductively connected during a soldering process such that a space remains between the flexible PCB and the rigid PCB after the first plurality of electrically conductive pads and the second plurality of electrically conductive pads are conductively connected as a result of the soldering process, wherein the first plurality of spacers and the second plurality of spacers each have a height equivalent to one-half the height of the space that remains between the flexible PCB and the rigid PCB.

8. The rigid-flex circuit of claim 7 , further comprising a dielectric support located at least in part within the space between the flexible PCB and the rigid PCB.

9. The rigid-flex circuit of claim 7 , wherein each electrically conductive pad of the first plurality of electrically conductive pads and each electrically conductive pad of the second plurality of electrically conductive pads are fine-pitch pads.

10. The rigid-flex circuit of claim 7 , wherein each electrically conductive pad of the first plurality of electrically conductive pads and each electrically conductive pad of the second plurality of electrically conductive pads have a diameter equal to or less than 0.28 millimeters.

11. The rigid-flex circuit of claim 7 , wherein a distance from a center of a first electrically conductive pad of the first plurality of electrically conductive pads and a center of a second electrically conductive pad of the first plurality of electrically conductive pads is equal to or less than 0.7 millimeters.

Assignments (5)
PATENT RELEASE AND REASSIGNMENT Recorded Jul 5, 2022
From: BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT
To: II-VI INCORPORATED; MARLOW INDUSTRIES, INC.; EPIWORKS, INC.; LIGHTSMYTH TECHNOLOGIES, INC.; KAILIGHT PHOTONICS, INC.; COADNA PHOTONICS, INC.; OPTIUM CORPORATION; FINISAR CORPORATION; II-VI OPTICAL SYSTEMS, INC.; M CUBED TECHNOLOGIES, INC.; II-VI PHOTONICS (US), INC.; II-VI DELAWARE, INC.; II-VI OPTOELECTRONIC DEVICES, INC.; PHOTOP TECHNOLOGIES, INC.
Reel/Frame 060574/0001 →
SECURITY INTEREST Recorded Jul 1, 2022
From: II-VI INCORPORATED; II-VI DELAWARE, INC.; M CUBED TECHNOLOGIES, INC.; II-VI PHOTONICS (US), INC.; PHOTOP TECHNOLOGIES, INC.; COHERENT, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 060562/0254 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 1, 2020
From: FINISAR CORPORATION
To: II-VI DELAWARE, INC.
Reel/Frame 052286/0001 →
NOTICE OF GRANT OF SECURITY INTEREST IN PATENTS Recorded Sep 25, 2019
From: II-VI INCORPORATED; MARLOW INDUSTRIES, INC.; EPIWORKS, INC.; LIGHTSMYTH TECHNOLOGIES, INC.; KAILIGHT PHOTONICS, INC.; COADNA PHOTONICS, INC.; OPTIUM CORPORATION; FINISAR CORPORATION; II-VI OPTICAL SYSTEMS, INC.; M CUBED TECHNOLOGIES, INC.; II-VI PHOTONICS (US), INC.; II-VI DELAWARE, INC.; II-VI OPTOELECTRONIC DEVICES, INC.; PHOTOP TECHNOLOGIES, INC.
To: BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 050484/0204 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 19, 2014
From: SHI, WEI
To: FINISAR CORPORATION
Reel/Frame 033568/0018 →