Geographic locating remote endpoint monitor device, system, and methodology thereof
View Patent ↗A phase-locked loop frequency synthesizer includes an L-state pulse width modulator configured to receive a reference frequency signal and at least one entry from a frequency table, and to output at least one N/N+1 modulus signals corresponding to the at least one entry from the frequency table. The synthesizer includes a divide by N/N+1 controllable modulus divider configured to receive the at least one N/N+1 modulus signals and to divide the output frequency signal by the at least one N/N+1 modulus signals to generate a second reference frequency signal. The synthesizer includes a phase frequency detector configured to receive the reference frequency signal and the second reference frequency signal and to generate an error signal. The synthesizer also includes a filter network configured to receive the error signal and to output a voltage; and a voltage controlled oscillator configured to receive the voltage and to generate the output frequency signal.
1. A phase-locked loop frequency synthesizer, comprising:
a pulse width modulator configured to receive a reference frequency signal and at least one entry from a frequency table, and to output N/N+1 modulus signals corresponding to the at least one entry from the frequency table, wherein N is a divider modulus;
a divide by N/N+1 controllable modulus divider configured to receive the N/N+1 modulus signals and to divide an output frequency signal by the N/N+1 modulus signals to generate a second reference frequency signal;
a phase frequency detector configured to receive the reference frequency signal and the second reference frequency signal and to generate an error signal;
a filter network configured to receive the error signal and to output a voltage; and
a voltage controlled oscillator configured to receive the voltage and to generate the output frequency signal.
2. The phase-locked loop frequency synthesizer of claim 1 , wherein:
the filter network comprises at least one notch filter between the phase frequency detector and the voltage controlled oscillator.
3. The phase-locked loop frequency synthesizer of claim 2 , wherein the at least one notch filter comprises a twin-T RC passive filter.
4. The phase-locked loop frequency synthesizer of claim 2 , wherein the at least one notch filter comprises a twin-T RC active filter.
5. The phase-locked loop frequency synthesizer of claim 1 , wherein:
the pulse width modulator includes 68 states,
N is 64, and
the frequency table is configured to store entries having values of 0 to 68.