IP Library Granted Patent US 9,129,822
Granted Patent B2
US 9,129,822 · App. 14/329,776 · Granted Sep 8, 2015

High voltage field balance metal oxide field effect transistor (FBM)

Inventors: Anup Bhalla (Santa Clara, CA); Hamza Yilmaz (Saratoga, CA); Madhur Bobde (Sunnyvale, CA); Lingpeng Guan (San Jose, CA); Jun Hu (San Bruno, CA); Jongoh Kim (Portland, OR); Yongping Ding (San Jose, CA)
Assignee: Alpha and Omega Semiconductor Incorporated
H01L29/0634H01L29/0623H01L29/0878H01L29/1095H01L29/66712H01L29/7802H01L29/7813H01L21/26586H01L2924/0002
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,129,822
App. No.
14/329,776
Granted
Sep 8, 2015
Kind
B2
Abstract

A semiconductor power device formed in a semiconductor substrate comprising a highly doped region near a top surface of the semiconductor substrate on top of a lightly doped region supported by a heavily doped region. The semiconductor power device further comprises source trenches opened into the highly doped region filled with conductive trench filling material in electrical contact with the source region near the top surface. The semiconductor power device further comprises buried P-regions disposed below the source trenches and doped with dopants of opposite conductivity from the highly doped region. It is emphasized that this abstract is provided to comply with the rules requiring an abstract that will allow a searcher or other reader to quickly ascertain the subject matter of the technical disclosure. It is submitted with the understanding that it will not be used to interpret or limit the scope or meaning of the claims.

Claims (18)

1. A semiconductor device, comprising:

a semiconductor substrate of a first conductivity type;

an epitaxial layer of the first conductivity type disposed on a top surface of the semiconductor substrate, wherein the epitaxial layer includes a surface shielded region that is heavily doped positioned above a voltage blocking region that is lightly doped;

a body region of a second conductivity type that is opposite of the first conductivity type, a source region of the first conductivity type and a gate disposed near the top surface of the surface shielded region and a drain disposed at a bottom surface of the semiconductor substrate;

a plurality of trenches formed in the surface shielded region, wherein the trenches are lined with a trench insulation material and filled with an electrically conductive trench filling material configured to be in electrical contact with a source electrode on top of the surface shielded region and in electrical contact with the source region;

a plurality of buried doped regions of the second conductivity type, wherein each is positioned below one of the plurality of trenches, and wherein the buried doped regions extend to a depth substantially the same as the bottom surface of the surface shielded region; and

one or more charge linking paths of the second conductivity type positioned along one or more trench walls of the plurality of trenches and configured to electrically connect a buried doped region to the body region.

2. The device of claim 1 , wherein the surface shielded region is configured to support approximately one-third of the breakdown voltage (BV) and the voltage blocking region is configured to support approximately two-thirds of the BV.

3. The device of claim 2 , wherein the buried doped region is configured to support approximately one-half of the BV supported by the surface shielded region and the trench insulation material supports the remainder of the BV supported by the surface shielded region.

4. The device of claim 1 , wherein the trench filling material in some of the trenches is insulated from the source electrode and is electrically connected to the gate electrode.

5. The device of claim 1 , wherein a doping concentration of the surface shielded region is between 5 and 100 times greater than a doping concentration of the voltage blocking region.

6. The device of claim 1 , whereby each of the plurality of buried doped regions is connected to the source region by one of the one or more charge linking paths.

7. The device of claim 1 , wherein the trench filling material includes polysilicon.

8. The device of claim 1 , wherein the trench insulation material is an oxide material.

9. The device of claim 1 , wherein a doping concentration of the charge linking region is lower than the doping concentration of the body region.

10. The device of claim 1 , wherein the trench insulation material is of substantially uniform thickness.

11. The device of claim 1 , wherein the trench insulation material is thicker at the bottom of the trenches.

12. The device of claim 1 , wherein the trench insulation material is thickness is tapered higher near the trench bottom.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 11, 2014
From: BHALLA, ANUP; YILMAZ, HAMZA; BOBDE, MADHUR; GUAN, LINGPENG; HU, JUN; KIM, JONGOH; DING, YONGPING
To: ALPHA AND OMEGA SEMICONDUCTOR INCORPORATED
Reel/Frame 033300/0359 →
Continuity (2)
Division 13561523 · Jul 30, 2012
Related Publication 20140319604A1 · Oct 30, 2014