IP Library Granted Patent US 9,425,853
Granted Patent B2
US 9,425,853 · App. 14/340,308 · Granted Aug 23, 2016

Amplifier utilizing a configurable interface to a front end module

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,425,853
App. No.
14/340,308
Granted
Aug 23, 2016
Kind
B2
Abstract

A system and method adapts to interfaces utilized in a radio frequency transceiver. The system and method be utilized by an amplifier. The amplifier can include an input stage configurable to one of a plurality of external interfaces. The external interfaces can include a DC feed external interface or a DC decoupling external interface. The amplifier can include an amplification circuit configured to receive a signal at the input stage and amplify the signal. The external interfaces can be associated with a front end module.

Claims (40)

1. An apparatus for radio communication, comprising:

an amplifier input stage selectively configurable to a plurality of external interfaces, the external interfaces comprising a DC feed external interface and a DC decoupling external interface; and

an amplification circuit configured to receive a signal at the amplifier input stage and amplify the signal.

2. The apparatus of claim 1 , wherein said apparatus is one of the following:

a workstation, telephone, desktop computer, laptop, notebook, computer, server, handheld computer, mobile telephone, other portable telecommunications device, media playing device, a gaming system, mobile computing device, sensor, radar, or any other type and/or form of sensing, computing, positioning, telecommunication or media device.

3. The apparatus of claim 1 , wherein the apparatus is a transceiver.

4. The apparatus of claim 1 , wherein the apparatus is a radio frequency integrated circuit.

5. The apparatus of claim 1 , wherein the external interfaces are single-ended or differential interfaces and the amplifier input stage is configurable to the differential or single-ended interfaces.

6. The apparatus of claim 1 , wherein the amplifier input stage comprises a first transistor having a gate coupled to an input, a capacitor coupled between a gate of a second transistor and the input, and a third transistor having a source coupled to the input, the third transistor adapting the amplifier input stage for the DC feed external interface and the third transistor adapting the input stage for the DC decoupling external interface.

7. The apparatus of claim 6 , wherein a feedback resistor is coupled between a drain of the first transistor and the input.

8. The apparatus of claim 7 , wherein a load element is provided between the drain of the first transistor and a positive supply node.

9. The apparatus of claim 8 , wherein the drain of the third transistor is coupled to the positive supply node.

10. The apparatus of claim 6 , wherein an output signal at the drain of the first transistor is used to cancel noise for an output signal at a drain of the second transistor in a voltage mode and wherein an output signal at a drain of the third transistor is used to cancel noise for the output signal at the drain of the second transistor in a current mode.

11. The apparatus of claim 1 , wherein the amplifier input stage is selectively configured in response to configuration data stored on the apparatus or provided to the apparatus from an external device, wherein the configuration data provides an indication of at least one of a current mode or a voltage mode.

12. The apparatus of claim 11 , wherein the configuration data is provided to the apparatus via at least one pin.

13. A method of processing an RF signal, the method comprising:

receiving a radio frequency signal from a first band of a front end module at a first configurable amplifier input stage, wherein the first configurable amplifier input stage is selectively configurable to a plurality of external interfaces;

selectively configuring the first configurable amplifier input stage between at least a DC feed external interface and a DC decoupling external interface signal; and

amplifying the radio frequency signal from the first band.

14. The method of claim 13 further comprising:

receiving a radio frequency signal from a second band of the front end module at a second configurable amplifier input stage of a second amplifier, wherein the second configurable amplifier input stage is selectively configurable to a plurality of external interfaces;

selectively configuring the second configurable amplifier input stage between at least a DC feed external interface and a DC decoupling external interface signal; and

amplifying the radio frequency signal from the second band.

15. The method of claim 14 further comprising:

receiving a radio frequency signal from a third band of the front end module at a third configurable amplifier input stage of third amplifier, wherein the third configurable amplifier input stage is selectively configurable to a plurality of external interfaces;

selectively configuring the third configurable amplifier input stage between at least a DC feed external interface and a DC decoupling external interface signal; and

amplifying the radio frequency signal from the third band.

16. The method of claim 15 further comprising:

receiving a radio frequency signal from a fourth band of the front end module at a fourth amplifier configurable input stage of third amplifier, wherein the fourth configurable amplifier input stage is selectively configurable to a plurality of external interfaces;

selectively configuring the fourth configurable input stage between at least a DC feed external interface and a DC decoupling external interface signal; and

amplifying the radio frequency signal from the fourth band.

17. A system, comprising:

a front end module having a filter or duplexer circuit;

a direct current (DC) decoupled interface;

a DC feed path interface; and

a low noise amplifier (LNA) comprising an adaptable input stage for selectively receiving from the DC decoupled interface and the DC feed path interface, wherein the DC decoupled interface and the DC feed path interface are external to the LNA.

18. The system of claim 17 , wherein the filter or duplexer circuit comprises a very high band circuit including the DC feed path interface, wherein the LNA is adapted to selectively receive from the DC feed path interface.

19. The system of claim 17 , wherein the filter or duplexer circuit comprises a high band circuit without a DC feed path interface, wherein the LNA is adapted to selectively receive from the DC decoupled interface.

20. The system of claim 17 , further comprising:

a direct feed path between the front end module and an integrated circuit for the LNA, wherein the filter or duplexer circuit comprises a very high band circuit, wherein the LNA is adapted to selectively receive from the DC feed path interface.

Assignments (7)
CORRECTIVE ASSIGNMENT TO CORRECT THE PATENT NUMBER 9,385,856 TO 9,385,756 PREVIOUSLY RECORDED AT REEL: 47349 FRAME: 001. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Mar 22, 2019
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 051144/0648 →
CORRECTIVE ASSIGNMENT TO CORRECT THE EFFECTIVE DATE PREVIOUSLY RECORDED ON REEL 047229 FRAME 0408. ASSIGNOR(S) HEREBY CONFIRMS THE THE EFFECTIVE DATE IS 09/05/2018. Recorded Oct 29, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047349/0001 →
MERGER Recorded Oct 4, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047229/0408 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: BROADCOM CORPORATION
Reel/Frame 041712/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 1, 2017
From: BROADCOM CORPORATION
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041706/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: BROADCOM CORPORATION
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037806/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 11, 2014
From: HEIKKINEN, JARI JO; KAUKOVUORI, JOUNI; RIEKKI, JONNE
To: BROADCOM CORPORATION
Reel/Frame 034476/0245 →