IP Library Granted Patent US 9,153,628
Granted Patent B2
US 9,153,628 · App. 14/375,250 · Granted Oct 6, 2015

Display panel having an inter-layer insulation layer with planar and protruding regions

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,153,628
App. No.
14/375,250
Granted
Oct 6, 2015
Kind
B2
Abstract

A display panel where, within at least one aperture, an inter-layer insulation layer includes a planar region having a planar surface and a protruding region having a protruding surface relative to the planar region located wherever two or more of a gate electrode, a drain electrode, a source electrode, a first power supply signal wiring, and a second power supply signal wiring intersect, and an insulation film covers at least part of the protruding region and does not cover at least part of the planar region.

Claims (65)

1. A display panel, comprising:

a transistor array in which a plurality of drive units each including a thin-film transistor are arranged in a matrix, the thin-film transistor including a gate electrode, a gate insulation film opposite the gate electrode, a semiconductor layer opposite the gate electrode across the gate insulation film, and a pair of a source electrode and a drain electrode electrically connected to the semiconductor layer;

an inter-layer insulation layer arranged above the transistor array;

a partition layer arranged above the inter-layer insulation layer and partitioning a plurality of apertures in the matrix;

a pixel electrode arranged above the inter-layer insulation layer for each of the apertures;

a light-emitting layer arranged above the pixel electrode in each of the apertures; and

an insulation film arranged between the pixel electrode and the light-emitting layer, wherein

the transistor array includes first power supply signal wiring arranged in a row direction and second power supply signal wiring arranged in a column direction,

within at least one of the apertures, the inter-layer insulation layer includes a planar region having a planar surface and a protruding region having a protruding surface, relative to the planar region, located wherever two or more of the gate electrode, the drain electrode, the source electrode, the first power supply signal wiring, and the second power supply signal wiring intersect, and

the insulation film covers at least part of the protruding region and does not cover at least part of the planar region.

2. The display panel of claim 1 , wherein

when a position on the light-emitting layer located above the planar region is illuminated, a position on the light-emitting layer located above the insulating layer is non-illuminated.

3. The display panel of claim 1 , wherein

the protruding region is located where the first power supply signal wiring and the second power supply signal wiring intersect, or where electrode wiring that is co-planar with the first power supply signal wiring and electrode wiring that is co-planar with the second power supply signal wiring intersect.

4. The display panel of claim 1 , wherein

the protruding region is located above a position where two or more of the gate electrode, the drain electrode, and the source electrode intersect.

5. The display panel of claim 1 , further comprising

a hole injection layer between the pixel electrode and the light-emitting layer, wherein

the insulation film is arranged between the pixel electrode and the hole injection layer.

6. The display panel of claim 1 , further comprising

a hole injection layer between the pixel electrode and the light-emitting layer, wherein

the insulation film is arranged over the hole injection layer.

7. The display panel of claim 1 , wherein

the insulation film is separated from the apertures, as seen in a plan view.

8. The display panel of claim 1 , wherein

the insulation film is thinner than the partition layer, and is continuous with an aperture border, as seen in a plan view.

9. The display panel of claim 1 , wherein

the apertures include:

a first aperture in which is disposed a first light-emitting layer emitting light of a first colour; and

a second aperture in which is disposed a second light-emitting layer emitting light of a different colour than the first light-emitting layer and having greater light emission efficiency than the first light-emitting layer, and

as seen in a plan view, the insulating film has a larger surface area in the first aperture relative to the second aperture.

10. The display panel of claim 1 , wherein

the light-emitting layer disposed in each of the apertures emits a colour of light that is one of red, blue, and green, and

as seen in a plan view, the insulating film has a larger surface area in one of the apertures in which is disposed the light-emitting layer that emits blue light, relative to the aperture in which is disposed the light-emitting layer that emits one of red light and green light.

11. The display panel of claim 10 , wherein

as seen in a plan view, the insulating film has a larger surface area in one of the apertures in which is disposed the light-emitting layer that emits red light, relative to the apertures in which is disposed the light-emitting layer that emits green light.

12. A manufacturing method for a display panel, comprising:

preparing a substrate;

forming a transistor array substrate by arranging a plurality of drive units, each including a thin-film transistor, in a matrix on the substrate, the thin-film transistor including a gate electrode, a gate insulation film opposite the gate electrode, a semiconductor layer opposite the gate electrode across the gate insulation film, and a pair of a source electrode and a drain electrode electrically connected to the semiconductor layer;

forming an inter-layer insulation layer above the transistor array substrate;

forming a plurality of pixel electrodes above the inter-layer insulation layer, each pixel electrode corresponding to one of the drive units in the matrix;

forming an insulation film above the pixel electrodes and over part of the inter-layer insulation layer;

forming a partition layer above the inter-layer insulation layer and the insulation film partitioning a plurality of apertures respectively corresponding to the pixel electrodes; and

forming a light-emitting layer arranged above the insulation film in each of the apertures, wherein

the transistor array includes first power supply signal wiring arranged in a row direction and second power supply signal wiring arranged in a column direction,

within at least one of the apertures, the inter-layer insulation layer includes a planar region having a planar surface and a protruding region having a protruding surface, relative to the planar region, located wherever two or more of the gate electrode, the drain electrode, the source electrode, the first power supply signal wiring, and the second power supply signal wiring intersect, and

the insulation film covers at least part of the protruding region and does not cover at least part of the planar region.

13. The manufacturing method for the display panel of claim 12 , wherein

when a position on the light-emitting layer located above the planar region is illuminated, a position on the light-emitting layer located above the insulating layer is non-illuminated.

14. The manufacturing method for the display panel of claim 12 , wherein

the protruding region is located where the first power supply signal wiring and the second power supply signal wiring intersect.

15. The manufacturing method for the display panel of claim 12 , wherein

the protruding region is located above a position where two or more of the gate electrode, the drain electrode, and the source electrode intersect.

16. The manufacturing method for the display panel of claim 13 , wherein

the insulation film is thinner than the partition layer, and is continuous with an aperture border, as seen in a plan view.

17. The manufacturing method for the display panel of claim 12 , wherein

the apertures include:

a first aperture in which is formed a first light-emitting layer emitting light of a first colour; and

a second aperture in which is formed a second light-emitting layer emitting light of a different colour than the first light-emitting layer and having greater light emission efficiency than the first light-emitting layer, and

as seen in a plan view, the insulating film has a larger surface area in the first aperture relative to the second aperture.

18. The manufacturing method for the display panel of claim 12 , wherein

the light-emitting layer formed in each of the apertures emits a colour of light that is one of red, blue, and green, and

as seen in a plan view, the insulating film formed so as to cover a protruding region intended for formation of the light-emitting layer that emits blue light has a larger surface area than the insulating film formed so as to cover a predetermined protruding region intended for formation of the light-emitting layer that emits one of red light and green light.

19. The manufacturing method for the display panel of claim 12 , wherein

as seen in a plan view, the insulating film formed so as to cover a predetermined protruding region intended for formation of the light-emitting layer that emits red light has a larger surface area than the insulating film formed so as to cover a predetermined protruding region intended for formation of the light-emitting layer that emits green light.

Assignments (6)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 18, 2025
From: JDI DESIGN AND DEVELOPMENT G.K.
To: MAGNOLIA BLUE CORPORATION
Reel/Frame 072039/0656 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 31, 2024
From: JOLED, INC.
To: JDI DESIGN AND DEVELOPMENT G.K.
Reel/Frame 066382/0619 →
CORRECTION BY AFFIDAVIT FILED AGAINST REEL/FRAME 063396/0671 Recorded Jun 12, 2023
From: JOLED, INC.
To: JOLED, INC.
Reel/Frame 064067/0723 →
SECURITY INTEREST Recorded Apr 20, 2023
From: JOLED, INC.
To: INCJ, LTD.
Reel/Frame 063396/0671 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 12, 2015
From: PANASONIC CORPORATION
To: JOLED INC
Reel/Frame 035187/0483 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 8, 2014
From: TAKEUCHI, TAKAYUKI; HOTTA, SADAYOSHI
To: PANASONIC CORPORATION
Reel/Frame 033684/0198 →