IP Library Granted Patent US 10,034,389
Granted Patent B2
US 10,034,389 · App. 14/391,489 · Granted Jul 24, 2018

Electric component mounting method

Inventor: Hideki Eifuku (Osaka, JP)
Assignee: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.
H05K3/341H01L24/16H01L24/29H01L24/73H01L24/75H01L24/81H01L24/83H01L24/92H01L24/97H05K3/3436H05K3/3494H01L24/13H01L24/32H01L24/743H01L2224/131H01L2224/13111H01L2224/16058H01L2224/16059H01L2224/16225H01L2224/16227H01L2224/2732H01L2224/27334H01L2224/293H01L2224/2929H01L2224/29387H01L2224/32225H01L2224/73104H01L2224/73204H01L2224/755H01L2224/7565H01L2224/7598H01L2224/75252H01L2224/75272H01L2224/75301H01L2224/75611H01L2224/75745H01L2224/8121H01L2224/81191H01L2224/81193H01L2224/81447H01L2224/81815H01L2224/81907H01L2224/8321H01L2224/83191H01L2224/83192H01L2224/83203H01L2224/83815H01L2224/83862H01L2224/92143H01L2224/97H01L2924/01322H01L2924/15787H05K2201/10674H05K2201/10977H05K2203/1189Y02P70/613Y10T29/49144Y10T29/53174
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,034,389
App. No.
14/391,489
Granted
Jul 24, 2018
Kind
B2
Abstract

Provided is an electronic component mounting method including the steps of: placing an electronic component having a primary surface on which a first electrode is formed, on a circuit member having a primary surface on which a second electrode corresponding to the first electrode is formed, with solder and a bonding material including a thermosetting resin interposed between the first and second electrodes; subjecting the thermosetting resin to a first heating at a temperature lower than the melting point of the solder and thus causing the resin to cure, while pressing the electronic component against the circuit member, and then releasing pressure applied for the pressing; and subjecting the solder interposed between the first and second electrodes to a second heating with the pressure released, and thus melting the solder to electrically connect the first and second electrodes.

Claims (9)

1. An electronic component mounting method comprising the steps of:

(i) placing a plurality of electronic component components, each having a primary surface on which at least one first electrode is formed, on a circuit member having a primary surface on which a plurality of second electrodes, each corresponding to the at least one first electrode, are formed, with solder and a bonding material including a thermosetting resin interposed between the at least one first electrode and a corresponding second electrode of the plurality of second electrodes;

(ii) subjecting the thermosetting resin to a first heating using a first heating machine at a temperature lower than the melting point of the solder and thus causing the resin to cure, while pressing the plurality of electronic components at once against the circuit member; and then releasing pressure applied for the pressing; and

(iii) subjecting the solder interposed between the at least one first electrode of each of the plurality of the electronic components and the corresponding second electrode on the circuit member to a second heating using a second heating machine while no mechanical pressure being applied to the plurality of electronic components in an entirety of the second heating until cooling, and thus melting the solder to electrically connect the at least one first electrode of each of the plurality of the electronic components and the plurality of second electrodes on the circuit member, respectively, while the at least one first electrode and the corresponding second electrode do not directly contact to each other.

2. The electronic component mounting method in accordance with claim 1 , wherein, in the step (ii), at least a part of the solder interposed between the at least one first electrode and the corresponding second electrode is deformed due to the pressing.

3. The electronic component mounting method in accordance with claim 1 , wherein the at least one first electrode has at least part of the solder as a bump.

4. The electronic component mounting method in accordance with claim 1 , wherein the second electrodes are is pre-coated with at least a part of the solder.

5. The electronic component mounting method in accordance with claim 1 , wherein at least a part of the solder is a granulated substance and dispersed in the bonding material.

6. The electronic component mounting method in accordance with claim 1 , wherein the bonding material includes powder of an inorganic material as a filler.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 28, 2015
From: PANASONIC CORPORATION
To: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.
Reel/Frame 036444/0113 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 23, 2014
From: EIFUKU, HIDEKI
To: PANASONIC CORPORATION
Reel/Frame 034011/0703 →
Priority Claims (1)
JP 2012-095918 · Apr 19, 2012 · national
Continuity (1)
Related Publication 20150121692A1 · May 7, 2015