IP Library Granted Patent US 10,008,151
Granted Patent B2
US 10,008,151 · App. 14/442,297 · Granted Jun 26, 2018

Display unit, drive unit, driving method, and electronic apparatus

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,008,151
App. No.
14/442,297
Granted
Jun 26, 2018
Kind
B2
Abstract

A display unit includes: a unit pixel; a switch configured to perform ON-OFF control between a second terminal and a third terminal, based on a pulse signal applied to a first terminal, the second terminal being supplied with a DC signal, and the third terminal being connected to the unit pixel; and a non-linear element interposed between the first terminal and the third terminal.

Claims (70)

1. A display comprising:

a unit pixel;

a switch configured to perform ON-OFF control between a second terminal and a third terminal, based on a pulse signal applied to a first terminal, the second terminal being supplied with a DC signal, and the third terminal being connected to the unit pixel; and

a non-linear element interposed between the first terminal and the third terminal, wherein

the pulse signal transits between a first voltage and a second voltage, the first voltage turning on the switch and turning off the non-linear element, and the second voltage turning off the switch,

the unit pixel includes a display element and a drive transistor supplying a drive current to the display element, and the switch supplies the drive current to the drive transistor,

the unit pixel further includes a first capacitor and a write transistor,

the drive transistor includes a gate, a source connected to the display element, and a drain connected to the third terminal,

the first capacitor is interposed between the gate and the source of the drive transistor, and

the write transistor is turned on to apply a reset voltage to the gate of the drive transistor during a writing preparation period and to apply a pixel voltage to the gate of the drive transistor during a writing period.

2. The display according to claim 1 , wherein

the writing preparation period includes a first sub-period and a second sub-period that is disposed after the first sub-period, and

the pulse signal is at the second voltage during the first sub-period and is at the first voltage during the second sub-period and the writing period.

3. The display according to claim 2 , wherein

the non-linear element applies a third voltage corresponding to the second voltage, to the unit pixel during the first sub-period, and

the switch applies a fourth voltage indicated by the DC signal, to the unit pixel during the second sub-period and the writing period.

4. The display according to claim 3 , wherein

the non-linear element sets a source voltage of the drive transistor to the third voltage through the drive transistor during the first sub-period, and

the switch allows a current to flow through the drive transistor to vary the source voltage of the drive transistor during the second sub-period.

5. The display according to claim 2 , wherein

the writing preparation period includes a third sub-period disposed before the first sub-period,

the pulse signal is at the first voltage during the third sub-period, and

the switch applies a fourth voltage indicated by the DC signal, to the unit pixel during the third sub-period.

6. The display according to claim 5 , wherein the drive transistor decreases an amount of the drive current to be supplied to the display element during the third sub-period.

7. The display according to claim 1 , wherein

the unit pixel further includes a second capacitor connected to the source of the drive transistor.

8. The display according to claim 1 , wherein

the non-linear element is a first transistor including a drain, a gate, and a source, the drain and the gate being connected to the third terminal, and the source being connected to the first terminal, and

the switch is a second transistor having a channel width larger than a channel width of the first transistor.

9. The display according to claim 8 , wherein a conductivity type of the first transistor is same as a conductivity type of the second transistor.

10. The display according to claim 1 , wherein the non-linear element is a diode that has an anode connected to the third terminal and a cathode connected to the first terminal.

11. The display according to claim 1 , further comprising:

a first wiring connected to the first terminal, and configured to transmit the pulse signal; and

a second wiring connected to the second terminal and intersecting with the first wiring, and configured to transmit the DC signal.

12. The display according to claim 11 , wherein the second wiring has sheet resistance lower than sheet resistance of the first wiring at an intersection of the first wiring and the second wiring.

13. A display comprising:

a unit pixel;

a switch configured to perform ON-OFF control between a second terminal and a third terminal, based on a pulse signal applied to a first terminal, the second terminal being supplied with a DC signal, and the third terminal being connected to the unit pixel; and

a non-linear element interposed between the first terminal and the third terminal, wherein

the pulse signal transits between a first voltage and a second voltage, the first voltage turning on the switch and turning off the non-linear element, and the second voltage turning off the switch,

the unit pixel includes a display element and a drive transistor supplying a drive current to the display element, and the switch supplies the drive current and the drive transistor,

the unit pixel further includes a first capacitor and a control transistor,

the drive transistor includes a gate, a source connected to the display element, and a drain connected to the third terminal,

the first capacitor is interposed between the gate and the source of the drive transistor, and

the control transistor is turned on to apply a reset voltage to the gate of the drive transistor during one or more of a plurality of sub-periods that are included in a writing preparation period disposed before a writing period.

14. The display according to claim 13 , wherein

the writing preparation period includes a first sub-period and a second sub-period that is disposed after the first sub-period, and

the pulse signal is at the second voltage during the first sub-period and is at the first voltage during the second sub-period and the writing period.

15. The display according to claim 14 , wherein

the non-linear element applies a third voltage corresponding to the second voltage, to the unit pixel during the first sub-period, and

the switch applies a fourth voltage indicated by the DC signal, to the unit pixel during the second sub-period and the writing period.

16. The display according to claim 15 , wherein

the non-linear element sets a source voltage of the drive transistor to the third voltage through the drive transistor during the first sub-period, and

the switch allows a current to flow through the drive transistor to vary the source voltage of the drive transistor during the second sub-period.

17. The display according to claim 14 , wherein

the writing preparation period includes a third sub-period disposed before the first sub-period,

the pulse signal is at the first voltage during the third sub-period, and

the switch applies a fourth voltage indicated by the DC signal, to the unit pixel during the third sub-period.

18. The display according to claim 13 , wherein

the unit pixel further includes a second capacitor connected to the source of the drive transistor.

19. An electronic apparatus provided with a display and a control section configured to perform operation control on the display, the display comprising:

a unit pixel;

a switch configured to perform ON-OFF control between a second terminal and a third terminal, based on a pulse signal applied to a first terminal, the second terminal being supplied with a DC signal, and the third terminal being connected to a unit pixel; and

a non-linear element interposed between the first terminal and the third terminal, wherein

the pulse signal transits between a first voltage and a second voltage, the first voltage turning on the switch and turning off the non-linear element, and the second voltage turning off the switch,

the unit pixel includes a display element and a drive transistor supplying a drive current to the display element, and the switch supplies the drive current to the drive transistor,

the unit pixel further includes a first capacitor and a write transistor,

the drive transistor includes a gate, a source connected to the display element, and a drain connected to the third terminal,

the first capacitor is interposed between the gate and the source of the drive transistor, and

the write transistor is turned on to apply a reset voltage to the gate of the drive transistor during a writing preparation period and to apply a pixel voltage to the gate of the drive transistor during a writing period.

Assignments (6)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 18, 2025
From: JDI DESIGN AND DEVELOPMENT G.K.
To: MAGNOLIA BLUE CORPORATION
Reel/Frame 072039/0656 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 31, 2024
From: JOLED, INC.
To: JDI DESIGN AND DEVELOPMENT G.K.
Reel/Frame 066382/0619 →
CORRECTION BY AFFIDAVIT FILED AGAINST REEL/FRAME 063396/0671 Recorded Jun 12, 2023
From: JOLED, INC.
To: JOLED, INC.
Reel/Frame 064067/0723 →
SECURITY INTEREST Recorded Apr 20, 2023
From: JOLED, INC.
To: INCJ, LTD.
Reel/Frame 063396/0671 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 25, 2018
From: SONY CORPORATION
To: JOLED INC.
Reel/Frame 045900/0641 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 16, 2015
From: TOYOMURA, NAOBUMI; YAMAMOTO, TETSURO
To: SONY CORPORATION
Reel/Frame 035845/0046 →