IP Library Granted Patent US 9,830,862
Granted Patent B2
US 9,830,862 · App. 14/447,857 · Granted Nov 28, 2017

Display device and electronic apparatus

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,830,862
App. No.
14/447,857
Granted
Nov 28, 2017
Kind
B2
Abstract

A display device includes: a sampling transistor sampling a signal voltage of a video signal; a holding capacitor holding the signal voltage sampled by the sampling transistor; and a pixel circuit including a driving transistor that drives a light-emitting portion according to the signal voltage held in the holding capacitor. The light-emitting portion is formed by stacking at least two electro-optic elements, an uppermost electrode is connected to one source or drain electrode of the driving transistor, and a lowermost electrode is connected to a node of a reference potential. A potential of an intermediate node between the uppermost electrode and the lowermost electrode at a time of extinction is set with a potential relation in which the potential of the intermediate node is lower than a threshold voltage of the electro-optic element on a side of the reference potential and is higher than the reference potential.

Claims (24)

1. A display device comprising:

drive scanning circuitry configured to output a power potential at a first power potential and to output the power potential at a second power potential;

writing scanning circuitry configured to output a writing scanning signal at a first logic level and to output the writing scanning signal at a second logic level;

a sampling transistor that is controllable by the writing scanning signal to electrically connect a signal line to a plate of a capacitor when the writing scanning signal is at the first logic level and to electrically disconnect the signal line from the plate of the capacitor when the writing scanning signal is at the second logic level; and

an organic layer between a connection layer and a lowermost electrode of a light-emitting portion in a sectional configuration of the light-emitting portion,

where an electro-optic element includes the connection layer, the organic layer and the lowermost electrode,

wherein a potential of the connection layer at a transition of the power potential from the first power potential to the second power potential is set with a potential relation in which the potential of the connection layer is lower than a threshold voltage of the electro-optic element and is higher than a reference potential, and

wherein the writing scanning circuitry is configured to hold the writing scanning signal at the second logic level throughout the transition of the power potential from the first power potential to the second power potential.

2. The display device according to claim 1 , further comprising:

a driving transistor that is switchable between allowing an uppermost electrode of the light-emitting portion to receive the power potential and preventing the uppermost electrode from receiving the power potential.

3. The display device according to claim 2 , wherein the light-emitting portion is configured to emit light.

4. The display device according to claim 2 , wherein the plate of the capacitor is electrically connected to a gate of the driving transistor.

5. The display device according to claim 2 , wherein the uppermost electrode is an anode of the light-emitting portion.

6. The display device according to claim 2 , further comprising:

another organic layer between the uppermost electrode and the connection layer of the light-emitting portion in the sectional configuration of the light-emitting portion.

7. The display device according to claim 6 , further comprising:

a common power line electrically connected to the lowermost electrode.

8. The display device according to claim 6 , wherein the lowermost electrode is a cathode of the light-emitting portion.

9. The display device according to claim 6 , wherein the lowermost electrode is configured to receive the reference potential.

10. The display device according to claim 2 , wherein another plate of the capacitor is electrically connected to a source/drain of the driving transistor.

11. The display device according to claim 10 , wherein the source/drain of the driving transistor is electrically connected to the uppermost electrode.

12. The display device according to claim 1 , wherein an extinction period commences at the transition of the power potential from the first power potential to the second power potential.

13. An electronic apparatus comprising:

the display device according to claim 1 .

Assignments (6)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 18, 2025
From: JDI DESIGN AND DEVELOPMENT G.K.
To: MAGNOLIA BLUE CORPORATION
Reel/Frame 072039/0656 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 31, 2024
From: JOLED, INC.
To: JDI DESIGN AND DEVELOPMENT G.K.
Reel/Frame 066382/0619 →
CORRECTION BY AFFIDAVIT FILED AGAINST REEL/FRAME 063396/0671 Recorded Jun 12, 2023
From: JOLED, INC.
To: JOLED, INC.
Reel/Frame 064067/0723 →
SECURITY INTEREST Recorded Apr 20, 2023
From: JOLED, INC.
To: INCJ, LTD.
Reel/Frame 063396/0671 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 10, 2015
From: SONY CORPORATION
To: JOLED INC.
Reel/Frame 036090/0968 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 31, 2014
From: TOYOMURA, NAOBUMI
To: SONY CORPORATION
Reel/Frame 033451/0932 →