IP Library Granted Patent US 9,159,142
Granted Patent B2
US 9,159,142 · App. 14/448,202 · Granted Oct 13, 2015

Image coding method, image decoding method, image coding apparatus, image decoding apparatus, and image coding and decoding apparatus

Inventors: Hisao Sasai (Osaka, JP); Takahiro Nishi (Nara, JP); Youji Shibahara (Osaka, JP); Toshiyasu Sugio (Osaka, JP); Kyoko Tanikawa (Osaka, JP); Toru Matsunobu (Osaka, JP)
Assignee: PANASONIC INTELLECTUAL PROPERTY CORPORATION OF AMERICA
G06T9/004H04N19/136H04N19/44H04N19/593H04N19/91H04N19/13H04N19/184
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,159,142
App. No.
14/448,202
Granted
Oct 13, 2015
Kind
B2
Abstract

An image decoding device includes a processor and storage configured to receive a bitstream from a server based on an instruction sent from an apparatus, decode an image on a block-by-block basis, from the bitstream and send the image to a display apparatus. The decoding includes obtaining first, second, third and fourth data, where context adaptive binary arithmetic decoding is performed on the first data, bypass decoding is performed on the second data, context adaptive binary arithmetic decoding is performed on the third data, and bypass decoding is separately performed on the fourth data. Four luma intra prediction modes are derived from a respective one of four luma context-dependent segments and a corresponding one of four luma context-independent segments for four subblocks in an image block, and one chroma intra prediction mode is derived from one chroma context-dependent segment and one chroma context-independent segment for the image block.

Claims (34)

1. A decoding device, comprising

at least one processor; and

storage coupled to the at least one processor;

wherein the at least one processor is configured to:

receive a bitstream from a server based on an instruction sent from an apparatus;

decode an image, on a block-by-block basis, from the bitstream; and

send the image to a display apparatus coupled to the decoding device,

wherein the decoding further includes:

obtaining, in a following order, first data including four coded luma context-dependent segments, second data including four coded luma context-independent segments, third data including one coded chroma context-dependent segment and fourth data including one coded chroma context-independent segment from the bitstream for an image block in the image;

performing context adaptive binary arithmetic decoding on the first data to generate four luma context-dependent segments;

performing bypass decoding on the second data to generate four luma context-independent segments;

performing context adaptive binary arithmetic decoding on the third data to generate one chroma context-dependent segment;

performing bypass decoding on the fourth data to generate one chroma context-independent segment;

deriving four luma intra prediction modes from a respective one of the four luma context-dependent segments and a corresponding one of the four luma context-independent segments for four subblocks in the image block; and

deriving one chroma intra prediction mode from the one chroma context-dependent segment and the one chroma context-independent segment for the image block, and

wherein the bitstream includes, in the following order, the first data, the second data, the third data and the fourth data when the bitstream is compliant with a first standard, and the bitstream includes, in the following order, four coded luma intra prediction modes and one coded chroma intra coded mode when the bitstream is compliant with a second standard different from the first standard.

2. The decoding device according to claim 1 , wherein the receiving further includes receiving the bitstream corresponding to the instruction from a plurality of bitstreams.

3. A decoding device, comprising

at least one processor; and

storage coupled to the at least one processor;

wherein the at least one processor is configured to:

receive a bitstream transmitted from an apparatus;

decode an image, on a block-by-block basis, from the bitstream; and

send the image to a display apparatus coupled to the decoding device,

wherein the decoding further includes:

obtaining, in a following order, first data including four coded luma context-dependent segments, second data including four coded luma context-independent segments, third data including one coded chroma context-dependent segment and fourth data including one coded chroma context-independent segment from the bitstream for an image block in the image;

performing context adaptive binary arithmetic decoding on the first data to generate four luma context-dependent segments;

performing bypass decoding on the second data to generate four luma context-independent segments;

performing context adaptive binary arithmetic decoding on the third data to generate one chroma context-dependent segment;

performing bypass decoding on the fourth data to generate one chroma context-independent segment;

deriving four luma intra prediction mode respectively from one of the four luma context-dependent segments and a corresponding one of the four luma context-independent segments for four subblocks in the image block; and

deriving one chroma intra prediction mode from the one chroma context-dependent segment and the one chroma context-independent segment for the image block, and

wherein the bitstream includes, in the following order, the first data, the second data, the third data and the fourth data when the bitstream is compliant with a first standard, and the bitstream includes, in the following order, four coded luma intra prediction modes and one coded chroma intra coded mode when the bitstream is compliant with a second standard different from the first standard.

4. The decoding device according to claim 3 , wherein the receiving further includes receiving the bitstream corresponding to the instruction from a plurality of bitstreams.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 30, 2016
From: PANASONIC INTELLECTUAL PROPERTY CORPORATION OF AMERICA
To: SUN PATENT TRUST
Reel/Frame 038299/0213 →
Continuity (4)
Continuation 14022642 · Sep 10, 2013
Continuation 13816838
Provisional Application 61508762 · Jul 18, 2011
Related Publication 20140341286A1 · Nov 20, 2014