IP Library Granted Patent US 9,148,160
Granted Patent B2
US 9,148,160 · App. 14/455,361 · Granted Sep 29, 2015

Dynamic power switching in current-steering DACs

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,148,160
App. No.
14/455,361
Granted
Sep 29, 2015
Kind
B2
Abstract

Methods and systems are provided for dynamic power switching in current-steering digital-to-analog converters (DACs). A DAC circuit may be configured to apply digital-to-analog conversions based on current steering, and to particularly incorporate use of dynamic power switching during conversions. The DAC circuit may comprise a main section, which may connect a main supply voltage to a main current source. The main section may comprise a positive-side branch and a negative-side branch, which may be configured to steer positive-side and negative-side currents, such as in a differential manner, to effectuate the conversions. The dynamic power switching may be applied, for example, via a secondary section connecting a main current source in the DAC circuit to a secondary supply voltage. The secondary supply voltage may be configured such that it may be less than the main supply voltage used in driving the current steering in the DAC circuit.

Claims (38)

1. A method, comprising:

applying digital-to-analog conversion to a digital input via a digital-to-analog converter (DAC) circuit, wherein:

the DAC circuit is configured to apply the digital-to-analog conversion based on current steering; and

the DAC circuit is configured to incorporate use of dynamic power switching during current steering.

2. The method of claim 1 , comprising applying the dynamic power switching via a secondary section connecting a main current source in the DAC circuit to a secondary supply voltage.

3. The method of claim 2 , comprising configuring the secondary supply voltage to be less than a main supply voltage used in driving the current steering in the DAC circuit.

4. The method of claim 2 , wherein the secondary section comprises at least one transistor element.

5. The method of claim 4 , wherein the at least one transistor element comprises a NMOS transistor element, PMOS transistor element, and/or CMOS transistor element.

6. The method of claim 1 , comprising applying the digital-to-analog conversion via a main section connecting a main supply voltage to a main current source.

7. The method of claim 6 , wherein the main section comprises a positive-side branch and a negative-side branch.

8. The method of claim 7 , comprising configuring the DAC circuit to generate positive-side branch current and a negative-side current, via the positive-side branch and the negative-side branch, respectively.

9. The method of claim 7 , wherein each of the positive-side branch and the negative-side branch connects the main supply voltage to the main current supply via a path that comprises at least a resister and at least a transistor element.

10. The method of claim 9 , wherein the at least one transistor element comprises a NMOS transistor element, PMOS transistor element, and/or CMOS transistor element.

11. A system, comprising:

one or more circuits for use in an electronic device for applying digital-to-analog conversion to a digital input, the one or more circuits being operable to:

apply digital-to-analog conversion based on current steering; and

incorporate use of dynamic power switching during current steering.

12. The system of claim 11 , wherein the one or more circuits are operable to apply the dynamic power switching via a secondary section connecting a main current source in the DAC circuit to a secondary supply voltage.

13. The system of claim 12 , wherein the secondary supply voltage is configured to be less than a main supply voltage used in driving the current steering during digital-to-analog conversions.

14. The system of claim 12 , wherein the secondary section comprises at least one transistor element.

15. The system of claim 14 , wherein the at least one transistor element comprises a NMOS transistor element, PMOS transistor element, and/or CMOS transistor element.

16. The system of claim 11 , wherein the one or more circuits are operable to apply the digital-to-analog conversion via a main section connecting a main supply voltage to a main current source.

17. The system of claim 16 , wherein the main section comprises a positive-side branch and a negative-side branch.

18. The system of claim 17 , wherein the positive-side branch and the negative-side branch are configured to generate or steer a positive-side branch current and a negative-side current, respectively.

19. The system of claim 17 , wherein each of the positive-side branch and the negative-side branch connects the main supply voltage to the main current supply via a path that comprises at least a resister and at least a transistor element.

20. The system of claim 19 , wherein the at least one transistor element comprises a NMOS transistor element, PMOS transistor element, and/or CMOS transistor element.

21. A system, comprising:

a digital-to-analog converter (DAC) circuit that is operable to perform digital-to-analog conversion based on current steering, wherein the DAC circuit comprises:

a main supply voltage;

a main current source;

a main section connecting the main supply voltage to the main current source, the main section being configured to steer one or more currents to effectuate the digital-to-analog conversion; and

a secondary section connecting the main current source to a secondary supply voltage, the secondary section being configured to apply dynamic power switching during digital-to-analog conversions.

22. The system of claim 21 , wherein the secondary section comprises at least one transistor element.

23. The system of claim 22 , wherein the at least one transistor element comprises a NMOS transistor element, PMOS transistor element, and/or CMOS transistor element.

24. The system of claim 21 , wherein the main section comprises a positive-side branch and a negative-side branch.

25. The system of claim 24 , wherein the positive-side branch and the negative-side branch are configured to generate or steer a positive-side branch current and a negative-side current, respectively.

26. The system of claim 24 , wherein each of the positive-side branch and the negative-side branch comprise at least a resister and at least a transistor element configured to connect the main supply voltage to the main current supply.

27. The system of claim 26 , wherein the at least one transistor element comprises a NMOS transistor element, PMOS transistor element, and/or CMOS transistor element.

Assignments (5)
SECURITY AGREEMENT Recorded Jul 9, 2021
From: MAXLINEAR, INC.; MAXLINEAR COMMUNICATIONS, LLC; EXAR CORPORATION
To: WELLS FARGO BANK, NATIONAL ASSOCIATION
Reel/Frame 056816/0089 →
RELEASE OF SECURITY INTEREST Recorded Jun 23, 2021
From: MUFG UNION BANK, N.A.
To: MAXLINEAR, INC.; EXAR CORPORATION; MAXLINEAR COMMUNICATIONS LLC
Reel/Frame 056656/0204 →
SUCCESSION OF AGENCY (REEL 042453 / FRAME 0001) Recorded Jul 1, 2020
From: JPMORGAN CHASE BANK, N.A.
To: MUFG UNION BANK, N.A.
Reel/Frame 053115/0842 →
SECURITY AGREEMENT Recorded May 12, 2017
From: MAXLINEAR, INC.; ENTROPIC COMMUNICATIONS, LLC (F/K/A ENTROPIC COMMUNICATIONS, INC.); EXAR CORPORATION
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 042453/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 8, 2014
From: ZHU, JIANYU
To: MAXLINEAR, INC.
Reel/Frame 033497/0355 →