IP Library Granted Patent US 9,444,451
Granted Patent B2
US 9,444,451 · App. 14/469,207 · Granted Sep 13, 2016

Switch circuit

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,444,451
App. No.
14/469,207
Granted
Sep 13, 2016
Kind
B2
Abstract

Provided is a switch circuit capable of reliably controlling the transmission or interruption of a voltage of from GND to VDD to an internal circuit even when a positive or negative voltage is input to an input terminal. By adding PMOS transistors to NMOS transistors constituting the switch circuit and controlling gates of the PMOS transistors by a voltage of the input terminal, the transmission or interruption of the voltage of from GND to VDD can be reliably controlled.

Claims (8)

1. A switch circuit for routing one of a positive voltage and a negative voltage from and input terminal to an output terminal, the switch circuit comprising:

a first NMOS transistor including a drain connected to the input terminal, a source connected to a first node, and a gate connected to a control terminal;

a second NMOS transistor including a drain connected to the first node, a source connected to a second node, and a gate connected to the control terminal;

a first PMOS transistor including a source connected to the input terminal, a drain connected to the first node;

a second PMOS transistor including a source connected to the first node, a drain connected to the second node, and a gate connected to the control terminal via the inverter;

a third NMOS transistor including a source connected to a ground voltage, a drain connected to the first node, and a gate connected to the control terminal via the inverter; and

a level shift circuit that includes an input terminal connected to the control terminal, an output terminal connected to a gate of the first PMOS transistor, and a power supply terminal connected to the input terminal,

wherein the first PMOS transistor includes a back gate connected to the input terminal of the switch circuit.

Assignments (5)
CHANGE OF ADDRESS Recorded Jun 8, 2023
From: ABLIC INC.
To: ABLIC INC.
Reel/Frame 064021/0575 →
CHANGE OF NAME Recorded Mar 12, 2018
From: SII SEMICONDUCTOR CORPORATION
To: ABLIC INC.
Reel/Frame 045567/0927 →
CORRECTIVE ASSIGNMENT TO CORRECT THE EXECUTION DATE PREVIOUSLY RECORDED AT REEL: 037783 FRAME: 0166. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Feb 23, 2016
From: SEIKO INSTRUMENTS INC
To: SII SEMICONDUCTOR CORPORATION
Reel/Frame 037903/0928 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 11, 2016
From: SEIKO INSTRUMENTS INC
To: SII SEMICONDUCTOR CORPORATION .
Reel/Frame 037783/0166 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 27, 2014
From: SATO, YUTAKA
To: SEIKO INSTRUMENTS INC.
Reel/Frame 033616/0227 →