IP Library Granted Patent US 9,191,183
Granted Patent B2
US 9,191,183 · App. 14/470,720 · Granted Nov 17, 2015

Using decision feedback phase error correction

Inventors: Curtis Ling (Carlsbad, CA); Timothy Gallagher (Encinitas, CA)
H04L7/0016H04B7/061H04L7/033
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,191,183
App. No.
14/470,720
Granted
Nov 17, 2015
Kind
B2
Abstract

Methods and systems are provided for using decision feedback phase error correction during signal processing. When an input signal comprises a plurality of sub-carriers, each of the plurality of sub-carriers may be processed separately, wherein the processing may comprise determining for each one of the plurality sub-carriers error related information; and the determined error related information may be applied as separate feedback, such as to allow separately adjusting subsequent processing of the corresponding one of the plurality of sub-carriers. The error related information may comprise phase error related information. At least part of the error related information based on data carried by the corresponding one of the plurality of sub-carriers. The plurality of sub-carriers comprises orthogonal frequency-division multiplexing (OFDM) based sub-carriers. Error related information obtained from processing of at least some of the plurality of sub-carriers may be shared.

Claims (43)

1. A system, comprising:

one or more circuits for use in an electronic device during reception of signals, the one or more circuits being operable to:

when an input signal comprises a plurality of sub-carriers, separately process each the plurality of sub-carriers, the processing comprising determining for each one of the plurality sub-carriers error related information;

apply the determined error related information as feedback, such as to separately adjust subsequent processing of the corresponding one of the plurality of sub-carriers; and

share the error related information obtained from processing of at least some of the plurality of sub-carriers, to allow adjusting processing of at least one of the plurality of sub-carriers based on error related information corresponding to at least another one of the plurality of sub-carriers.

2. The system of claim 1 , wherein the error related information comprises phase error related information.

3. The system of claim 1 , wherein the one or more circuits are operable to determine at least part of the error related information based on data carried by the corresponding one of the plurality of sub-carriers.

4. The system of claim 1 , wherein the plurality of sub-carriers comprises orthogonal frequency-division multiplexing (OFDM) based sub-carriers.

5. The system of claim 1 , wherein the one or more circuits are operable to apply initial processing of the input signal, the initial processing comprising extracting the plurality of sub-carriers.

6. The system of claim 1 , wherein the one or more circuits are operable to apply post-processing, after processing of the plurality of sub-carriers, to generate an output combining data carried by at least some of the plurality of sub-carriers.

7. The system of claim 1 , wherein the one or more circuits are operable to determine adjustment to subsequent processing of each one of the plurality of sub-carriers based on error related information corresponding to all of the plurality of sub-carriers.

8. The system of claim 1 , wherein the one or more circuits are operable to:

iteratively re-determine error related information for at least one of the plurality of sub-carriers;

iteratively apply the re-determined error related information to re-process the at least one of the plurality of sub-carriers.

9. A method, comprising:

in an electronic device:

when an input signal comprises a plurality of sub-carriers, separately processing each the plurality of sub-carriers, the processing comprising determining for each one of the plurality sub-carriers error related information;

applying the determined error related information as feedback, such as to separately adjust subsequent processing of the corresponding one of the plurality of sub-carriers; and

sharing the error related information obtained from processing of at least some of the plurality of sub-carriers, to allow adjusting processing of at least one of the plurality of sub-carriers based on error related information corresponding to at least another one of the plurality of sub-carriers.

10. The method of claim 9 , wherein the error related information comprises phase error related information.

11. The method of claim 9 , comprising determining at least part of the error related information based on data carried by the corresponding one of the plurality of sub-carriers.

12. The method of claim 9 , wherein the plurality of sub-carriers comprises orthogonal frequency-division multiplexing (OFDM) based sub-carriers.

13. The method of claim 9 , comprising applying initial processing of the input signal, the initial processing comprising extracting the plurality of sub-carriers.

14. The method of claim 9 , comprising applying post-processing, after processing of the plurality of sub-carriers, to generate an output combining data carried by at least some of the plurality of sub-carriers.

15. The method of claim 9 , comprising determining adjustment to subsequent processing of each one of the plurality of sub-carriers based on error related information corresponding to all of the plurality of sub-carriers.

16. The method of claim 9 , comprising:

iteratively re-determining error related information for at least one of the plurality of sub-carriers;

iteratively applying the re-determined error related information to re-process the at least one of the plurality of sub-carriers.

17. A system, comprising:

a plurality of processing branches, wherein each of the plurality of processing branches comprises:

a signal processing circuit that is operable to process a corresponding one of a plurality of sub-carriers in an input signal;

an error detection circuit that is operable:

determine for the corresponding one of the plurality sub-carriers, error related information; and

apply the determined error related information as feedback to the signal processing circuit, such as to separately adjust subsequent processing of the corresponding one of the plurality of sub-carriers; and

one or more circuits that are operable to share the error related information obtained from processing of at least some of the plurality of sub-carriers, to allow adjusting processing of at least one of the plurality of sub-carriers based on error related information corresponding to at least another one of the plurality of sub-carriers.

18. The system of claim 17 , wherein the error related information comprises phase error related information.

19. The system of claim 17 , wherein error detection circuit that is operable to determine at least part of the error related information based on data carried by the plurality of sub-carriers.

20. The system of claim 19 , wherein each of the plurality of processing branches comprises a decoder circuit that is operable to obtain data carried by the corresponding one of the plurality sub-carriers.

21. The system of claim 17 , wherein the plurality of sub-carriers comprises orthogonal frequency-division multiplexing (OFDM) based sub-carriers.

22. The system of claim 17 , comprising one or more pre-processing circuits that are operable to apply initial processing of the input signal, before processing via the plurality of processing branches, the initial processing comprising extracting the plurality of sub-carriers.

23. The system of claim 17 , comprising one or more post-processing circuits that are operable to apply post-processing after processing via the plurality of processing branches, to generate an output combining data carried by at least some of the plurality of sub-carriers.

24. The system of claim 17 , comprising an aggregate error processing circuit that is operable to determine adjustments to each of the plurality of processing branches, with respect to subsequent processing of each one of the plurality of sub-carriers, based on error related information corresponding to all of the plurality of sub-carriers.

25. The system of claim 17 , wherein each of the plurality of processing branches is operable to iteratively re-process at least one of the plurality of sub-carriers based on re-determine error related information.

Assignments (4)
SECURITY AGREEMENT Recorded Jul 9, 2021
From: MAXLINEAR, INC.; MAXLINEAR COMMUNICATIONS, LLC; EXAR CORPORATION
To: WELLS FARGO BANK, NATIONAL ASSOCIATION
Reel/Frame 056816/0089 →
RELEASE OF SECURITY INTEREST Recorded Jun 23, 2021
From: MUFG UNION BANK, N.A.
To: MAXLINEAR, INC.; EXAR CORPORATION; MAXLINEAR COMMUNICATIONS LLC
Reel/Frame 056656/0204 →
SUCCESSION OF AGENCY (REEL 042453 / FRAME 0001) Recorded Jul 1, 2020
From: JPMORGAN CHASE BANK, N.A.
To: MUFG UNION BANK, N.A.
Reel/Frame 053115/0842 →
SECURITY AGREEMENT Recorded May 12, 2017
From: MAXLINEAR, INC.; ENTROPIC COMMUNICATIONS, LLC (F/K/A ENTROPIC COMMUNICATIONS, INC.); EXAR CORPORATION
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 042453/0001 →
Continuity (2)
Provisional Application 61870502 · Aug 27, 2013
Related Publication 20150110232A1 · Apr 23, 2015