IP Library Granted Patent US 9,319,062
Granted Patent B2
US 9,319,062 · App. 14/474,627 · Granted Apr 19, 2016

Dynamic range reduction for analog-to-digital converters

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,319,062
App. No.
14/474,627
Granted
Apr 19, 2016
Kind
B2
Abstract

In accordance with the exemplary embodiments of the invention there is at least an apparatus to perform a method including receiving by an analog-to-digital converter a signal; determining whether an in-band blocker is present in the signal; and adjusting a transfer function of the analog-to-digital converter based on whether an in-band blocker is present by configuring a loop filter of the analog-to-digital converter.

Claims (25)

1. A method comprising:

receiving by an analog-to-digital converter a signal;

determining whether an in-band blocker is present in the signal; and

adjusting a transfer function of the analog-to-digital converter based on whether an in-band blocker is present by configuring a loop filter of the analog-to-digital converter.

2. The method of claim 1 , wherein for a case that an in-band blocker is not present in the signal the loop filter is configured to adjust a noise transfer function of the analog-to-digital converter to optimize a noise-shaping effect of the signal.

3. The method of claim 1 , wherein for a case that an in-band blocker is present the loop filter is configured to adjust a signal transfer function of the analog-to-digital converter to partially filter the in-band blocker.

4. The method of claim 1 , wherein the in-band blocker is a dominant in-band blocker.

5. The method of claim 3 , wherein in response to partially filtering the in-band blocker a dynamic response requirement of the analog-to-digital converter is reduced by 1 or more bits.

6. The method of claim 1 , wherein if the analog-to-digital converter is a discrete time converter the configuring the loop filter comprises adjusting capacitor parameters of the loop filter.

7. The method of claim 1 , wherein if the analog-to-digital converter is a continuous time delta sigma analog to digital converter the configuring the loop filter comprises adjusting resistor parameters of the loop filter.

8. The method of claim 1 , wherein the analog-to-digital converter is a delta-sigma analog-to-digital converter.

9. A non-transitory computer readable medium embodying computer program instructions, the computer program instructions executed by at least one processor to cause an apparatus to perform the method according to claim 1 .

10. An apparatus comprising:

at least one processor; and

at least one memory including computer program code, where the at least one memory and the computer program code are configured, with the at least one processor, to cause the apparatus to at least:

receive by an analog-to-digital converter a signal;

determine whether an in-band blocker is present in the signal; and

adjust a transfer function of the analog-to-digital converter based on whether an in-band blocker is present by configuring a loop filter of the analog-to-digital converter.

11. The apparatus of claim 10 , wherein for a case that an in-band blocker is not present in the signal the loop filter is configured to adjust a noise transfer function of the analog-to-digital converter to optimize a noise-shaping effect of the signal.

12. The apparatus of claim 10 , wherein for a case that an in-band blocker is present the loop filter is configured to adjust a signal transfer function of the analog-to-digital converter to partially filter the in-band blocker.

13. The apparatus of claim 10 , wherein the in-band blocker is a dominant in-band blocker.

14. The apparatus of claim 12 , wherein in response to partially filtering the in-band blocker a dynamic response requirement of the analog-to-digital converter is reduced by 1 or more bits.

15. The apparatus of claim 10 , wherein if the analog-to-digital converter is a discrete time converter the configuring the loop filter comprises adjusting capacitor parameters of the loop filter.

16. The apparatus of claim 10 , wherein if the analog-to-digital converter is a continuous time delta sigma analog to digital converter the configuring the loop filter comprises adjusting resistor parameters of the loop filter.

17. The apparatus of claim 10 , wherein the analog-to-digital converter is a delta-sigma analog-to-digital converter.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 19, 2015
From: NOKIA CORPORATION
To: NOKIA TECHNOLOGIES OY
Reel/Frame 034781/0200 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 11, 2014
From: DANNEELS, HANS
To: NOKIA CORPORATION
Reel/Frame 033718/0937 →