IP Library Granted Patent US 9,786,209
Granted Patent B2
US 9,786,209 · App. 14/477,971 · Granted Oct 10, 2017

System and methods for aging compensation in AMOLED displays

Inventors: Gholamreza Chaji (Waterloo, CA); Joseph Marcel Dionne (Waterloo, CA); Yaser Azizi (Waterloo, CA); Javid Jaffari (Kitchener, CA); Abbas Hormati (Kitchener, CA); Tong Liu (Waterloo, CA); Stefan Alexander (Waterloo, CA)
Assignee: Ignis Innovation Inc.
G09G3/006G01R31/44G09G3/3233G09G3/3283G09G2300/0842G09G2320/029G09G2320/0233G09G2320/0285G09G2320/0295G09G2320/043G09G2320/045
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,786,209
App. No.
14/477,971
Granted
Oct 10, 2017
Kind
B2
Abstract

Methods and systems to provide baseline measurements for aging compensation for a display device are disclosed. An example display system has a plurality of active pixels and a reference pixel. Common input signals are provided to the reference pixel and the plurality of active pixels. The outputs of the reference pixel is measured and compared to the output of the active pixels to determine aging effects. The display system may also be tested applying a first known reference current to a current comparator with a second variable reference current and the output of a device under test such as one of the pixels. The variable reference current is adjusted until the second current and the output of the device under test is equivalent of the first current. The resulting current of the device under test is stored in a look up table for a baseline for aging measurements during the display system operation. The display system may also be tested to determine production flaws by determining anomalies such as short circuits in pixel components such as OLEDs and drive transistors.

Claims (13)

1. A display comprising:

an array of pixels arranged in rows and columns, the array of pixels comprising a pixel including:

a programming voltage input;

a light emitting device for emitting light;

a drive circuit for driving the light emitting device; and

a current output coupled to a monitor line for outputting an output current of a device under test within the pixel while a set programming voltage input is applied to the programming voltage input;

a first reference current source for generating a first reference current;

a second variable reference current source for generating a second variable reference current;

a comparator having a first current input, a second current input, and a signal output, the first current input coupled to the second variable reference current source and coupled to the current output of the pixel via the monitor line and for receiving a combination of the second variable reference current and the output current as a first input current, the second current input coupled to the first reference current source for receiving the first reference current as a second input current, the signal output for providing an output signal based on the first input current and the second input current;

a controller coupled to the second variable reference current source and the output of the comparator and for adjusting the second variable reference current source until a final second variable reference current is reached such that the output signal of the comparator indicates that the first input current and the second input current are the same, and for determining an output current value based on the magnitude of the final second variable reference current.

2. The display of claim 1 , wherein the controller is further for storing the determined output current value in a table associated with the device under test.

3. The display of claim 1 , wherein the device under test is the light emitting device.

4. The display of claim 1 , wherein the device under test is a drive transistor of the drive circuit.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 19, 2023
From: IGNIS INNOVATION INC.
To: IGNIS INNOVATION INC.
Reel/Frame 063706/0406 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 5, 2014
From: CHAJI, GHOLAMREZA; DIONNE, JOSEPH MARCEL; AZIZI, YASER; JAFFARI, JAVID; HORMATI, ABBAS; LIU, TONG; ALEXANDER, STEFAN
To: IGNIS INNOVATION INC.
Reel/Frame 033674/0304 →
Priority Claims (1)
CA 2688870 · Nov 30, 2009 · national
Continuity (2)
Division 12956842 · Nov 30, 2010
Related Publication 20140375701A1 · Dec 25, 2014