IP Library Granted Patent US 9,647,148
Granted Patent B2
US 9,647,148 · App. 14/480,147 · Granted May 9, 2017

Device for individual finger isolation in an optoelectronic device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,647,148
App. No.
14/480,147
Granted
May 9, 2017
Kind
B2
Abstract

An optoelectronic device including at least one of a solar device, a semiconductor device, and an electronic device. The device includes a semiconductor unit. A plurality of metal fingers is disposed on a surface of the semiconductor unit for electrical conduction. Each of the metal fingers includes a pad area for forming an electrical contact. The optoelectronic device includes a plurality of pad areas that is available for connection to a bus bar, wherein each of the metal fingers is connected to a corresponding pad area for forming an electrical contact.

Claims (37)

1. An optoelectronic device, comprising:

a semiconductor unit;

a plurality of metal fingers disposed on a surface of said semiconductor unit for electrical conduction;

a plurality of pad areas disposed on said surface of said semiconductor unit and available for connection to a bus bar, wherein each of said plurality of metal fingers is connected and adjacently disposed to a corresponding pad area of said plurality of pad areas for forming an electrical contact between respective metal fingers and corresponding pad areas,

wherein said semiconductor unit includes a manufacturing defect in proximity to a first metal finger of said plurality of metal fingers compromising said first metal finger and a corresponding first pad area of said plurality of pad areas; and

a dielectric layer disposed over at least said plurality of pad areas that is selectively configured to electrically isolate said manufacturing defect from the bus bar through isolation of said compromised first metal finger and said compromised first pad area, said dielectric layer being further configured to have at least one blind via through said dielectric layer, and said at least one blind via being filled with electrically conductive material to provide electrical access to said bus bar to remaining pad areas of the plurality of pad areas that are not compromised by said manufacturing defect.

2. The optoelectronic device of claim 1 , wherein:

a good section of said semiconductor unit is electrically opened for electrical connection to said bus bar via the at least one blind via, and the remaining pad areas and corresponding metal fingers, and

a bad section area of said semiconductor unit, including said manufacturing defect, is electrically isolated from said bus bar using said dielectric layer.

3. The optoelectronic device of claim 1 , wherein said compromised first pad area is associated with a bad section of said semiconductor unit having said manufacturing defect, such that no blind via is present within said dielectric layer to provide electrical access to said bus bar from said compromised first pad area in order to electrically isolate said compromised first pad area.

4. The optoelectronic device of claim 3 , wherein said dielectric layer comprises an anti-reflective coating.

5. The optoelectronic device of claim 1 , wherein said semiconductor unit comprises:

a p-n layer such that electrical energy is created when photons are absorbed by said p-n layer.

6. The optoelectronic device of claim 5 , further comprising:

a metal backing layer disposed below said p-n layer available for electrical coupling to an underlying optoelectronic device.

7. An optoelectronic device, comprising:

a first p-n layer such that electrical energy is created when photons are absorbed by said first p-n layer;

a first plurality of metal fingers disposed on a surface of said first p-n layer for electrical conduction;

a first plurality of pad areas disposed on said surface of said first p-n layer and available for connection to an external bus bar, wherein each of said first plurality of metal fingers is connected and adjacently disposed to a corresponding pad area of said first plurality of pad areas for forming an electrical contact between respective metal fingers and corresponding pad areas,

wherein said first p-n layer includes a manufacturing defect in proximity to a first metal finger of said first plurality of metal fingers compromising said first metal finger and a corresponding first pad area of said first plurality of pad areas; and

a first dielectric layer disposed above said first plurality of metal fingers, said first plurality of pad areas, and said surface, wherein said first p-n layer includes a good section that is electrically opened for electrical connection to said external bus bar via remaining pad areas of said first plurality of pad areas that are not compromised by said manufacturing defect, and a bad section having said manufacturing defect and that is electrically isolated from said external bus bar by using said first dielectric layer to isolate said compromised first metal finger and said compromised first pad area,

wherein said first dielectric layer includes a first plurality of blind vias filled with electrically conductive material to provide electrical access to said external bus bar for said remaining pad areas.

8. The optoelectronic device of claim 7 , wherein said compromised first pad area is associated with said bad section having said manufacturing defect, such that no blind via is present within said dielectric layer to provide electrical access to said external bus bar from said compromised first pad area in order to electrically isolate said compromised first pad area.

9. The optoelectronic device of claim 8 , further comprising:

a second optoelectronic device overlaid said first optoelectronic device comprising:

a semiconductor unit;

a metal backing layer disposed under said semiconductor unit, wherein said metal backing layer acts as said external bus bar;

a buffer layer disposed under said metal backing layer; and

a second plurality of blind vias filled with electrically conductive material and providing electrical access by said remaining pad areas to said metal backing layer through said buffer layer, wherein said second plurality of blind vias is aligned with said first plurality of blind vias, and wherein said metal layer is not connected to said compromised first pad area.

10. The optoelectronic device of claim 9 , wherein said second optoelectronic device further comprises:

a second p-n layer such that electrical energy is created when photons are absorbed by said second p-n layer, wherein said semiconductor unit comprises said second p-n layer;

a second plurality of metal fingers disposed on a surface of said p-n layer for electrical conduction; and

a second plurality of pad areas available for connection to a different external bus bar, wherein each of said second plurality of metal fingers is connected and adjacently disposed to a corresponding pad area of said second plurality of pad areas for forming an electrical contact between respective metal fingers and corresponding pad areas.

11. The optoelectronic device of claim 8 , wherein said external bus bar overlays said first dielectric layer and is configured for connection to said electrically conductive material filling said first plurality of blind vias.

12. The optoelectronic device of claim 8 , wherein the first p-n layer includes a base layer and an emitter layer that form a heterojunction.

13. The optoelectronic device of claim 12 , wherein the base layer is a p-doped layer and the emitter layer is an n-doped layer.

14. The optoelectronic device of claim 12 , wherein the base layer is an n-doped layer and the emitter layer is a p-doped layer.

Assignments (4)
SECURITY INTEREST Recorded Aug 28, 2023
From: UTICA LEASECO, LLC
To: TIGER FINANCE, LLC
Reel/Frame 064731/0814 →
CORRECTIVE ASSIGNMENT TO CORRECT THE THE ASSIGNEE ADDRESS PREVIOUSLY RECORDED AT REEL: 055766 FRAME: 0279. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Aug 9, 2021
From: UTICA LEASECO, LLC SECURED PARTY
To: UTICA LEASECO, LLC ASSIGNEE
Reel/Frame 057117/0811 →
CONFIRMATION OF FORECLOSURE TRANSFER OF PATENT RIGHTS Recorded Feb 25, 2021
From: UTICA LEASECO, LLC SECURED PARTY
To: UTICA LEASECO, LLC ASSIGNEE
Reel/Frame 055766/0279 →
SECURITY INTEREST Recorded Apr 29, 2019
From: ALTA DEVICES, INC.
To: UTICA LEASECO, LLC
Reel/Frame 049027/0944 →