IP Library Granted Patent US 9,627,575
Granted Patent B2
US 9,627,575 · App. 14/483,584 · Granted Apr 18, 2017

Photodiode structures

Inventors: John J. Ellis-Monaghan (Grand Isle, VT); Jeffrey P. Gambino (Westford, VT); Mark D. Jaffe (Shelburne, VT); Kirk D. Peterson (Jericho, VT)
Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATION
H01L31/1808G02B6/12004H01L31/103H01L31/1872H01L31/02005H01L31/028H01L31/02327H01L31/1864H01L2223/6627H01P1/172H01P3/16
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,627,575
App. No.
14/483,584
Granted
Apr 18, 2017
Kind
B2
Abstract

Photodiode structures and methods of manufacture are disclosed. The method includes forming a waveguide structure in a dielectric layer. The method further includes forming a Ge material in proximity to the waveguide structure in a back end of the line (BEOL) metal layer. The method further includes crystallizing the Ge material into a crystalline Ge structure by a low temperature annealing process with a metal layer in contact with the Ge material.

Claims (26)

1. A method, comprising:

forming a waveguide structure in a dielectric layer;

forming a Ge material adjacent to the waveguide structure in a back end of the line (BEOL) metal layer; and

crystallizing the Ge material into a crystalline Ge structure by an annealing process with a metal layer in contact with the Ge material, wherein:

the forming of the Ge material comprises:

depositing and patterning a barrier layer directly on the waveguide structure; and

depositing and patterning the layer of Ge material in an amorphous state directly on the barrier layer; and

the crystallizing the Ge material into the crystalline Ge structure comprises:

depositing the metal layer as a metal seed layer directly on the Ge material which has been exposed by etching a trench and via in the dielectric layer; and

laterally crystallizing the Ge material by a low temperature annealing process between 350° C. and 420° C.

2. The method claim 1 , wherein the metal layer is a metal seed layer formed in direct contact with the Ge material within a via formed to expose a surface of the Ge material, the annealing process is performed after deposition of the metal seed layer is formed in direct contact with the Ge material, within the via of the dielectric layer.

3. The method of claim 1 , wherein the metal layer is a metal seed layer of Ni in contact with the Ge material.

4. The method of claim 1 , wherein the metal layer is a germanide or a eutectic.

5. The method of claim 1 , wherein any unreacted metal layer is removed after the low temperature annealing process.

6. The method of claim 1 , wherein the metal layer is a metal seed layer deposited in a via and on a surface of the Ge material.

7. The method of claim 1 , wherein the metal layer is a metal seed layer deposited in two vias in a dielectric material composing BEOL wiring layers, offset from a center of the Ge material.

8. The method of claim 1 , wherein the metal layer is a metal seed layer deposited in one of at least two vias.

9. The method of claim 1 , wherein the Ge material is amorphous Ge prior to the low temperature annealing process.

10. The method of claim 1 , wherein the crystallizing of the Ge material comprises:

forming at least one via in a dielectric material to expose the Ge material;

forming a metal seed layer in the at least one via;

annealing the metal seed layer at a temperature of about 350° C. to 420° C. to form a capping layer on the Ge material and to laterally crystallize the Ge material; and

removing any unreacted metal seed layer.

11. The method claim 10 , further comprising filling the via with metal, in contact with the Ge material.

12. The method of claim 11 , further comprising removing the capping layer such that the metal in the via is in direct contact with the metal.

13. The method of claim 1 , wherein the barrier layer is nitride, the metal seed layer is formed on sidewalls of the trench and via that exposes a surface of the Ge material prior to the deposition of the metal seed layer, and further comprising forming a boundary layer in the crystallized Ge material, which is positioned to a side of the waveguide structure.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 11, 2014
From: ELLIS-MONAGHAN, JOHN J.; GAMBINO, JEFFREY P.; JAFFE, MARK D.; PETERSON, KIRK D.
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 033722/0389 →
Continuity (1)
Related Publication 20160079451A1 · Mar 17, 2016