IP Library Granted Patent US 9,846,504
Granted Patent B2
US 9,846,504 · App. 14/491,994 · Granted Dec 19, 2017

Semiconductor device

Inventor: Kazuya Endo (Tokyo, JP)
Assignee: Synaptics Japan GK
G06F3/0416G09G3/36G09G3/3696G11C5/147G09G2310/0289G09G2310/0294
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,846,504
App. No.
14/491,994
Granted
Dec 19, 2017
Kind
B2
Abstract

In a semiconductor device in which a reference voltage is generated by a reference voltage generation circuit, and the same reference voltage generated is used in a plurality of circuit units for the purpose of generating a voltage, a sampling and holding circuit of the reference voltage is provided in order to provide a standard voltage to the circuit units. A sampling and holding control circuit that controls the sampling and holding circuit instructs the sampling and holding circuit to perform a sampling operation of the reference voltage in case that the semiconductor device operates in a state where power supply noise of the reference voltage generation circuit falls within a predetermined range, and instructs the sampling and holding circuit to perform a holding operation of the reference voltage in case that the semiconductor device operates in a state where the power supply noise exceeds the predetermined range.

Claims (14)

1. A semiconductor device comprising:

a first circuit unit;

a reference voltage generation circuit that generates a reference voltage;

a sampling and holding circuit of the reference voltage;

a sampling and holding control circuit that controls the sampling and holding circuit; and

a plurality of second circuit units that operate by inputting the reference voltage sampled and held by the sampling and holding circuit,

wherein the sampling and holding control circuit instructs the sampling and holding circuit to perform a sampling operation of the reference voltage in a first case that the semiconductor device operates in a state where power supply noise of the reference voltage generation circuit falls within a predetermined range, and instructs the sampling and holding circuit to perform a holding operation of the reference voltage in a second case that the semiconductor device operates in a state where the power supply noise exceeds the predetermined range.

2. The semiconductor device according to claim 1 , wherein the reference voltage generation circuit uses a first power supply, the first circuit unit uses the first power supply or a third power supply obtained by stepping down the first power supply, and the second circuit units use a second power supply having a voltage higher than that of the first power supply in absolute value.

3. The semiconductor device according to claim 2 , wherein the sampling and holding control circuit instructs the sampling and holding circuit to perform the holding operation of the reference voltage in an activation period of a predetermined operation of the first circuit unit, and instructs the sampling and holding circuit to perform the sampling operation of the reference voltage in a deactivation period of the predetermined operation.

4. The semiconductor device according to claim 3 , wherein

the first circuit unit is a memory that stores display data,

the second circuit units include a display electrode driving circuit that drives a scanning electrode and a signal electrode for display by a plurality of driving voltages generated using the reference voltage,

the sampling and holding control circuit is a logic circuit that controls access to the memory, and

the activation period of the predetermined operation is a period of access of the logic circuit to the memory.

Assignments (6)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 20, 2024
From: SYNAPTICS JAPAN GK
To: SYNAPTICS INCORPORATED
Reel/Frame 067793/0211 →
SECURITY INTEREST Recorded Sep 27, 2017
From: SYNAPTICS INCORPORATED
To: WELLS FARGO BANK, NATIONAL ASSOCIATION
Reel/Frame 044037/0896 →
CHANGE OF NAME Recorded Aug 8, 2016
From: SYNAPTICS DISPLAY DEVICES GK
To: SYNAPTICS JAPAN GK
Reel/Frame 039710/0331 →
CHANGE OF NAME Recorded Jun 1, 2015
From: SYNAPTICS DISPLAY DEVICES KK
To: SYNAPTICS DISPLAY DEVICES GK
Reel/Frame 035799/0129 →
CHANGE OF NAME Recorded Dec 2, 2014
From: RENESAS SP DRIVERS INC.
To: SYNAPTICS DISPLAY DEVICES KK
Reel/Frame 034512/0678 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 23, 2014
From: ENDO, KAZUYA
To: RENESAS SP DRIVERS INC.
Reel/Frame 033799/0141 →
Priority Claims (1)
JP 2013-203582 · Sep 30, 2013 · national
Continuity (1)
Related Publication 20150091829A1 · Apr 2, 2015