IP Library Granted Patent US 9,397,570
Granted Patent B2
US 9,397,570 · App. 14/504,820 · Granted Jul 19, 2016

Systems for controlling high frequency voltage mode switching regulators

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,397,570
App. No.
14/504,820
Granted
Jul 19, 2016
Kind
B2
Abstract

A circuit for controlling a switching regulator is provided. The circuit includes a first input to receive a feedback signal from the switching regulator proportional to an output voltage of the switching regulator, a second input to receive a voltage reference signal, an output to be coupled to an input of the switching regulator, an error amplifier having a first input terminal coupled to the first input to receive the feedback signal, a second input terminal coupled to the second input to receive the voltage reference signal, and an output terminal coupled to the output, and a compensation network coupled between the second input and the output. The compensation network includes a series combination of a first capacitance and a first resistance coupled between the second input and a node, a second resistance coupled between the node and the output, and a second capacitance coupled to the node.

Claims (31)

1. A circuit for controlling a switching regulator, the circuit comprising:

a first input to receive a feedback signal from the switching regulator proportional to an output voltage of the switching regulator;

a second input to receive a voltage reference signal;

an output to be coupled to an input of the switching regulator;

an error amplifier having a first input terminal coupled to the first input to receive the feedback signal, a second input terminal coupled to the second input to receive the voltage reference signal, and an output terminal coupled to the output; and

a compensation network coupled to the second input terminal of the error amplifier and the output terminal of the error amplifier, the compensation network including a series combination of a first capacitance and a first resistance coupled between the second input terminal of the error amplifier and a node, a second resistance coupled between the node and the output terminal of the error amplifier, and a second capacitance coupled between the node and ground.

2. The circuit of claim 1 wherein the compensation network further includes a third resistance coupled between the second capacitance and the node.

3. The circuit of claim 1 wherein the compensation network further includes a fourth resistance coupled between the first input and the first input terminal of the error amplifier.

4. The circuit of claim 3 wherein the compensation network further includes a third capacitance coupled between the first input terminal of the error amplifier and ground.

5. The circuit of claim 1 wherein the compensation network further includes a third resistance coupled between the second input and the second input terminal of the error amplifier.

6. The circuit of claim 5 wherein the compensation network further includes a third capacitance coupled between the second input terminal of the error amplifier and ground.

7. The circuit of claim 1 wherein the compensation network further includes a third resistance coupled between the output terminal of the error amplifier and the second resistance.

8. The circuit of claim 7 wherein the compensation network further includes a fourth resistance coupled between the second resistance and the output.

9. The circuit of claim 8 wherein the compensation network further includes a third capacitance coupled between the second resistance and ground.

10. The circuit of claim 1 wherein the compensation network further includes a third resistance coupled between the output terminal of the error amplifier and the node.

11. The circuit of claim 10 wherein the compensation network further includes a fourth resistance coupled between the second resistance and the output.

12. The circuit of claim 11 wherein the compensation network further includes a third capacitance coupled to the second resistance.

13. A switching regulator circuit comprising:

a break-before-make (BBM) circuit to generate a first control signal and a second control signal;

a first switch constructed to change state responsive to the first control signal;

a second switch constructed to change state responsive to the second control signal;

an inductor having a first end and a second end, the first end being coupled between the first switch and the second switch;

an error amplifier having a first input terminal coupled to the second end of the inductor, a second input terminal to receive a voltage reference signal, and an output terminal coupled to the BBM circuit; and

a compensation network coupled between the second input of the error amplifier and the output of the error amplifier, the compensation network including a series combination of a first capacitance and a first resistance coupled between the second input terminal of the error amplifier and a node, a second resistance coupled between the node and the output terminal of the error amplifier, and a second capacitance coupled between the node and ground.

14. The switching regulator circuit of claim 13 wherein the compensation network is coupled to the first input terminal of the error amplifier and the compensation network further includes a fourth resistance coupled between the second end of the inductor and the first input terminal of the error amplifier.

15. The switching regulator circuit of claim 14 wherein the compensation network further includes a third capacitance coupled to the first input terminal of the error amplifier.

16. The switching regulator circuit of claim 13 wherein the compensation network further includes a third resistance coupled to the second input terminal of the error amplifier.

17. The switching regulator circuit of claim 16 wherein the compensation network further includes a third capacitance coupled to the second input terminal of the error amplifier.

18. The switching regulator circuit of claim 13 wherein the compensation network further includes a third resistance coupled between the output terminal of the error amplifier and the second resistance.

19. The switching regulator circuit of claim 18 wherein the compensation network further includes a fourth resistance coupled between the second resistance and the BBM circuit.

20. The switching regulator circuit of claim 19 wherein the compensation network further includes a third capacitance coupled to the second resistance.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 8, 2025
From: ADVANCED ANALOGIC TECHNOLOGIES INCORPORATED
To: SKYWORKS SOLUTIONS, INC.
Reel/Frame 071234/0320 →