IP Library Patent Application 14508588
Patent Application
App. No. 14/508,588

SEMICONDUCTOR INTEGRATED CIRCUIT

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
14/508,588
Abstract

There is provided a semiconductor integrated circuit, including a test circuit, a plurality of signal cells, a power supply cell, and a control circuit. The test circuit performs a predetermined test on a test target circuit. A plurality of signal cells input an input signal into the test circuit and the test target circuit. The power supply cell supplies power to some of the plurality of signal cells in the test. The control circuit controls a value of the input signal from signal cells that include signal cells to which the power is not supplied and that are not used in the test, to be a predetermined value.

Claims (18)

1 . A semiconductor integrated circuit comprising:

a test circuit which performs a predetermined test on a test target circuit;

a plurality of signal cells which input an input signal into the test circuit and the test target circuit;

a power supply cell which supplies power to some of the plurality of signal cells in the test; and

a control circuit which controls a value of the input signal from signal cells that include signal cells to which the power is not supplied and that are not used in the test, to be a predetermined value.

2 . The semiconductor integrated circuit according to claim 1 ,

wherein the semiconductor integrated circuit is provided in a semiconductor chip of a rectangular shape,

the plurality of signal cells are arrayed along each of four sides of the semiconductor chip, and

the power supply cell supplies the power to the signal cell arrayed along at least one of two sides of the semiconductor chip.

3 . The semiconductor integrated circuit according to claim 1 ,

wherein the test target circuit generates a control signal which instructs to control the input signal to be the predetermined value, and an output signal to supply these signals to the signal cell, and

the signal cell controls the input signal to be the predetermined value according to the control signal to output the output signal.

4 . A test system comprising:

a test circuit which performs a predetermined test on a test target circuit;

a plurality of signal cells which input an input signal to the test circuit and the test target circuit;

a power supply cell which supplies power to some of the plurality of signal cells in the test;

a control circuit which controls a value of the input signal from the signal cells that include signal cells to which the power is not supplied and that are not used in a test, to be a predetermined value; and

a probe card on which probes are provided at a position corresponding to each of some of the plurality of signal cells and the power supply cell.

Assignments (3)
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE ZIP CODE FROM 246-0014 TO 243-0014 PREVIOUSLY RECORDED AT REEL: 039645 FRAME: 0019. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Dec 13, 2016
From: SONY CORPORATION
To: SONY SEMICONDUCTOR SOLUTIONS CORPORATION
Reel/Frame 040894/0926 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 10, 2016
From: SONY CORPORATION
To: SONY SEMICONDUCTOR SOLUTIONS CORPORATION
Reel/Frame 039645/0019 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 7, 2014
From: IZUMI, KEITA; TAKAOKA, KATSUMI; KOUCHIYAMA, TOSHIYUKI; HAMASHIMA, SYUNSUKE; ONO, KOUICHIROU
To: SONY CORPORATION
Reel/Frame 033904/0743 →