3D semiconductor device and structure
View Patent ↗A semiconductor device, including: a first layer including monocrystalline material and first transistors, the first transistors overlaid by a first isolation layer; a second layer including second transistors and overlaying the first isolation layer, the second transistors including a monocrystalline material; where the second layer includes at least one through layer via to provide connection between at least one of the second transistors and at least one of the first transistors, where the at least one through layer via has a diameter of less than 200 nm; a first set of external connections underlying the first layer to connect the device to external devices; and a second set of external connections overlying the second layer to connect the device to external devices.
1. A semiconductor device, comprising:
a first layer comprising monocrystalline material and first transistors, said first transistors overlaid by a first isolation layer;
a second layer comprising second transistors and overlaying said first isolation layer, said second transistors comprising a monocrystalline material;
wherein said second layer comprises at least one through layer via to provide connection between at least one of said second transistors and at least one of said first transistors,
wherein said at least one through layer via has a diameter of less than 200 nm;
a first set of external connections underlying said first layer to connect said device to external devices; and
a second set of external connections overlying said second layer to connect said device to external devices.
2. The semiconductor device according to claim 1 ,
wherein said device comprises connection pads connecting to said second set of external connections, and
wherein at least one of said second transistors is underneath said at least one of said connection pads.
3. The semiconductor device according to claim 1 , further comprising:
a back-bias structure for at least one of said second transistors.
4. The semiconductor device according to claim 1 ,
wherein said second layer comprises a node for wireless connection to external devices.
5. The semiconductor device according to claim 1 ,
wherein said first set of external connections comprise through-silicon-vias (“TSV”).
6. The semiconductor device according to claim 1 ,
wherein said second transistors comprise a high K dielectric.
7. The semiconductor device according to claim 1 ,
wherein said second transistors are horizontally oriented transistors and wherein said interconnection layer comprises copper or aluminum.
8. A semiconductor device, comprising:
a first layer comprising monocrystalline material and first transistors, said first transistors overlaid by a first isolation layer;
a second layer comprising second transistors and overlaying said first isolation layer, said second transistors comprising a monocrystalline material,
wherein said second layer comprises at least one through layer via to provide connection between at least one of said second transistors and at least one of said first transistors,
wherein said at least one through layer via has a diameter of less than 250 nm;
a first set of external connections underlying said first layer to connect said device to external devices; and
a second set of external connections overlying said second layer to connect said device to external devices.
9. The semiconductor device according to claim 8 ,
wherein said device comprises connection pads connecting to said second set of external connections, and
wherein at least one of said second transistors is underneath said at least one of said connection pads.
10. The semiconductor device according to claim 8 , further comprising:
a back-bias structure for at least one of said second transistors.
11. The semiconductor device according to claim 8 , further comprising:
an interconnection layer in-between said first layer and said second layer,
wherein said interconnection layer comprises copper or aluminum, and
wherein said second transistors are horizontally oriented transistors.
12. The semiconductor device according to claim 8 ,
wherein said first set of external connections comprise through-silicon-vias (“TSV”).
13. The semiconductor device according to claim 8 ,
wherein said second transistors comprise a high K dielectric.
14. The semiconductor device according to claim 8 ,
wherein said second layer comprises a node for wireless connection to external devices.
15. A semiconductor device, comprising:
a first layer comprising monocrystalline material and first transistors and first alignment mark, said first transistors overlaid by a first isolation layer;
a second layer comprising second transistors and said second layer is overlaying said first isolation layer, said second transistors comprising a monocrystalline material;
at least one via through said second layer,
wherein said one via is lithographically aligned to said first alignment mark;
a first set of external connections underlying said first layer to connect said device to external devices; and
a second set of external connections overlying said second layer to connect said device to external devices.
16. The semiconductor device according to claim 15 ,
wherein said device comprises connection pads connecting to said second set of external connections, and
wherein at least one of said second transistors is underneath said at least one of said connection pads.
17. The semiconductor device according to claim 15 , further comprising:
a back-bias structure for at least one of said second transistors.
18. The semiconductor device according to claim 15 , further comprising:
an interconnection layer in-between said first layer and said second layer,
wherein said interconnection layer comprises copper or aluminum, and
wherein said second transistors are horizontally oriented transistors.
19. The semiconductor device according to claim 15 ,
wherein said first set of external connections comprise through-silicon-vias (“TSV”).
20. The semiconductor device according to claim 15 ,
wherein said second layer comprises a node for wireless connection to external devices.