IP Library Granted Patent US 9,569,599
Granted Patent B2
US 9,569,599 · App. 14/511,069 · Granted Feb 14, 2017

Systems, methods, software, and components using tamper-proof real-time clock

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,569,599
App. No.
14/511,069
Filed
Oct 9, 2014
Granted
Feb 14, 2017
Kind
B2
Art Unit
2437
USPC
713/189
Abstract

The write-access control line for an RTC is combined with a clear line for an RTC signature register, so that changes to the RTC will cause subsequent reads to return an invalidity flag.

Claims (28)

1. A device, comprising:

instruction execution logic operable to execute a plurality of software instructions;

a real-time clock configured to maintain and provide a system time; and

a signature storage register having a write-access control line inaccessible to a user, wherein the signature storage register includes an invalidation control line connected to the real-time clock,

wherein the invalidation control line forces the signature register into an invalid state whenever the write-access control line goes active.

2. The device of claim 1 , wherein the real-time clock is configured to maintain the system time in nonvolatile memory.

3. The device of claim 1 , wherein the signature storage is configured to hold a digital signature for the real-time clock.

4. The device of claim 3 , wherein the digital signature is generated based on a unique hardware-encoded value.

5. The device of claim 3 , wherein the digital signature is generated based on a unique hardware-encoded value and a current system time.

6. The device of claim 1 , wherein the signature storage register is write only.

7. The device of claim 1 , wherein the invalidation control line is a clear input.

8. The device of claim 1 , wherein the invalidation control line is electrically connected to the write-access control line.

9. A method, comprising:

generating a digital signature for a real-time clock configured to maintain and provide a system time; and

storing the digital signature in a signature storage register having a write-access control line inaccessible to a user, the signature storage register including an invalidation control line connected to the real-time clock,

wherein the invalidation control line forces the signature register into an invalid state whenever the write-access control line goes active.

10. The method of claim 9 , wherein the real-time clock is configured to maintain the system time in nonvolatile memory.

11. The method of claim 9 , wherein the digital signature is cleared when the system time is modified.

12. The method of claim 9 , wherein the signature storage register is write only.

13. The method of claim 9 , wherein the digital signature is generated based on a unique hardware-encoded value.

14. The method of claim 9 , wherein the digital signature is generated based on a unique hardware-encoded value and a current system time.

15. The method of claim 9 , wherein the invalidation control line is a clear input.

16. The method of claim 9 , wherein the invalidation control line is electrically connected to the write-access control line.

17. A non-transitory computer readable medium comprising instructions for:

generating a digital signature for a real-time clock configured to maintain and provide a system time; and

storing the digital signature in a signature storage register having a write-access control line inaccessible to a user, the signature storage register including an invalidation control line connected to the real-time clock,

wherein the invalidation control line forces the signature register into an invalid state whenever the write-access control line goes active.

18. The non-transitory computer readable medium of claim 17 , wherein the real-time clock is configured to maintain the system time in nonvolatile memory.

Assignments (5)
PATENT SECURITY AGREEMENT Recorded Aug 6, 2024
From: RPX CORPORATION; RPX CLEARINGHOUSE LLC
To: BARINGS FINANCE LLC, AS COLLATERAL AGENT
Reel/Frame 068328/0674 →
RELEASE OF LIEN ON PATENTS Recorded Aug 5, 2024
From: BARINGS FINANCE LLC
To: RPX CORPORATION
Reel/Frame 068328/0278 →
RELEASE OF SECURITY INTEREST Recorded Oct 26, 2020
From: JEFFERIES FINANCE LLC
To: RPX CORPORATION
Reel/Frame 054486/0422 →
PATENT SECURITY AGREEMENT Recorded Oct 23, 2020
From: RPX CLEARINGHOUSE LLC; RPX CORPORATION
To: BARINGS FINANCE LLC, AS COLLATERAL AGENT
Reel/Frame 054198/0029 →
PATENT SECURITY AGREEMENT Recorded Oct 23, 2020
From: RPX CLEARINGHOUSE LLC; RPX CORPORATION
To: BARINGS FINANCE LLC, AS COLLATERAL AGENT
Reel/Frame 054244/0566 →