IP Library Granted Patent US 9,470,940
Granted Patent B2
US 9,470,940 · App. 14/517,376 · Granted Oct 18, 2016

Semiconductor device and method for fabricating semiconductor device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,470,940
App. No.
14/517,376
Granted
Oct 18, 2016
Kind
B2
Abstract

A semiconductor device includes a first electrode layer and a second electrode layer disposed over a substrate, a first insulating layer disposed over the first electrode layer, and a reflective electrode layer disposed on the first insulating layer and electrically connected to the first electrode layer, wherein the second electrode layer is exposed externally, and a thickness of the second electrode layer is greater than a thickness of the reflective electrode layer.

Claims (18)

1. A semiconductor device fabrication method comprising:

forming a first electrode layer and a second electrode layer over a substrate;

forming a first insulating layer on the first electrode layer and second electrode layer;

forming a reflective electrode layer, that is electrically connected to the first electrode layer, on the first insulating layer;

forming a second insulating layer on the reflective electrode layer and a portion of the first insulating layer above the second electrode layer;

exposing the second electrode layer by etching the second insulating layer and the first insulating layer located above the second electrode layer with the second insulating layer left on the reflective electrode layer; and

after exposing the second electrode layer, exposing the reflective electrode layer by etching the second insulating layer located on the reflective electrode layer.

2. A semiconductor device fabrication method comprising:

forming a first electrode layer and a second electrode layer over a substrate;

forming a first insulating layer on the first electrode layer and second electrode layer;

forming a reflective electrode layer, that is electrically connected to the first electrode layer, on the first insulating layer;

forming a second insulating layer on the reflective electrode layer and a portion of the first insulating layer above the second electrode layer;

etching the second insulating layer and a portion of the first insulating layer located above the second electrode layer in a depth direction, with the second insulating layer left on the reflective electrode layer; and

after etching the portion of the first insulating layer, exposing the second electrode layer by etching the first insulating layer left on the second electrode layer, and exposing the reflective electrode layer by etching the second insulating layer located on the reflective electrode layer.

3. The semiconductor device fabrication method according to claim 2 , wherein after etching the second insulating layer and the portion of the first insulating layer, a thickness of the first insulating layer remaining on the second electrode layer is equal to or less than a thickness of the second insulating layer left on the reflective electrode layer.

4. The semiconductor device fabrication method according claim 2 , wherein in exposing the second electrode layer, and exposing the reflective electrode layer, the second insulating layer is etched at a rate equal to or slower than a rate at which the first insulating layer is etched.

5. The semiconductor device fabrication method according to claim 1 , wherein the second electrode layer is arranged outside of the first electrode layer in planar view.

6. The semiconductor device fabrication method according to claim 2 , wherein the second electrode layer is arranged outside of the first electrode layer in planar view.

Assignments (2)
CHANGE OF ADDRESS Recorded Jul 28, 2017
From: FUJITSU SEMICONDUCTOR LIMITED
To: FUJITSU SEMICONDUCTOR LIMITED
Reel/Frame 043364/0390 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 17, 2014
From: SAITO, TOMIYASU; MISE, TATSUYA; MATSUZAWA, YOSHIO; TAKEUCHI, TETSUYA
To: FUJITSU SEMICONDUCTOR LIMITED
Reel/Frame 033974/0208 →