IP Library Granted Patent US 9,094,923
Granted Patent B2
US 9,094,923 · App. 14/530,229 · Granted Jul 28, 2015

Integrated circuit to control radio transmission process

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,094,923
App. No.
14/530,229
Granted
Jul 28, 2015
Kind
B2
Abstract

Provided is a communication device, which is enabled to improve the throughput of a communication system by reducing the difference of a transmission power between an SCCH and an SDCH thereby to satisfy the required quality of a PAPR. In this device, an MCS selection unit ( 111 ) of a transmission unit ( 110 ) decides, with reference to a CQI lookup table, an MCS pattern (MCS 1 ) of the SDCH, an MCS pattern (MCS 2 ) of the SCCH and information (multiplex information) on multiplex positions on the time axes of those two channels, on the basis of the CQI information. On the basis of the MCS 2 and the MCS 1 , encoding modulation units ( 112 and 113 ) perform encoding and modulating operations. According to the multiplex information, a channel multiplexing unit ( 114 ) time-division multiplexes the SCCH and the SDCH thereby to generate a transmission signal.

Claims (29)

1. An integrated circuit, comprising:

circuitry configured to determine a first coding rate based on modulation and coding scheme (MCS) information to determine the first coding rate transmitted by a base station, the first coding rate being used for transmission of a first type of data; and

circuitry configured to calculate a second coding rate based on the MCS information and offset information transmitted by the base station, the calculating the second coding rate comprising adjusting the first coding rate based on the offset information, and the second coding rate being used for transmission of a second type of data, wherein a number of bits forming the offset information is smaller than a number of bits forming the MCS information.

2. The integrated circuit of claim 1 , comprising:

at least one output configured to output the first type of data and the second type of data.

3. The integrated circuit of claim 1 , comprising a look-up table, wherein the calculating the second coding rate comprises using the look-up table.

4. The integrated circuit of claim 1 wherein the first type of data comprises user data and the second type of data comprises control information.

5. The integrated circuit of claim 1 wherein the information to determine the first coding rate and the offset information, in operation, are included in a modulation and coding scheme (MCS) signal transmitted by the base station.

6. The integrated circuit of claim 2 wherein the at least one output is configured to couple to an antenna of a mobile terminal.

7. An integrated circuit, comprising:

circuitry configured to control transmission, to a mobile station, of (i) modulation and coding scheme (MCS) information to determine a first coding rate, and (ii) offset information, wherein a number of bits forming the offset information is smaller than a number of bits forming the MCS information; and

circuitry configured to decode a first type of data coded with the first coding rate that is determined by the mobile station based on the MCS information and decode a second type of data coded with a second coding rate that is calculated by the mobile station based on (i) the MCS information and (ii) the offset information, the calculating the second coding rate comprising adjusting the first coding rate based on the offset information.

8. The integrated circuit of claim 7 , comprising:

at least one input configured to receive the first type of data and the second type of data; and

at least one output configured to output the MSC information and the offset information.

9. The integrated circuit of claim 7 , comprising:

a look-up table, wherein the calculating the second coding rate comprises using the look-up table.

10. The integrated circuit of claim 7 wherein the first type of data comprises user data and the second type of data comprises control information.

11. The integrated circuit of claim 7 wherein the information to determine the first coding rate and the offset information, in operation, are included in a modulation and coding scheme (MCS) signal transmitted by a base station.

12. The integrated circuit of claim 8 wherein the at least one output and the at least one input are configured to couple to an antenna system of a base station.

13. An integrated circuit, comprising:

circuitry configured to generate modulation and coding scheme (MCS) information to determine a first coding rate and offset information, wherein a number of bits forming the offset information is smaller than a number of bits forming the MCS information;

circuitry configured to receive and decode a first type of data coded with the first coding rate and a second type of data coded with a second coding rate, wherein the second coding rate is based on the first coding rate adjusted based on the offset information; and

at least one input/output circuitry configured to generate and to the circuitry configured to receive and decode.

14. The integrated circuit of claim 13 , comprising:

a look-up table, wherein the second coding rate is calculated using the look-up table.

15. The integrated circuit of claim 13 wherein the first type of data comprises user data and the second type of data comprises control information.

16. The integrated circuit of claim 13 wherein the information to determine the first coding rate and the offset information, in operation, are included in a modulation and coding scheme (MCS) signal transmitted by a base station.

17. The integrated circuit of claim 13 wherein the at least one input/output is configured to couple to an antenna system of a base station.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 12, 2017
From: FUTAGI, SADAKI; IMAMURA, DAICHI; MATSUMOTO, ATSUSHI; IWAI, TAKASHI
To: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
Reel/Frame 044099/0141 →
RELEASE OF SECURITY INTEREST Recorded Jul 15, 2016
From: HPS INVESTMENT PARTNERS, LLC
To: OPTIS WIRELESS TECHNOLOGY, LLC
Reel/Frame 039361/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 16, 2015
From: PANASONIC INTELLECTUAL PROPERTY CORPORATION OF AMERICA
To: OPTIS WIRELESS TECHNOLOGY, LLC
Reel/Frame 035173/0922 →