IP Library Granted Patent US 9,866,196
Granted Patent B2
US 9,866,196 · App. 14/539,032 · Granted Jan 9, 2018

Quasi-differential RF power amplifier with high level of harmonics rejection

Inventor: Oleksandr Gorbachov (Irvine, CA)
Assignee: Skyworks Solutions, Inc.
H03H7/42H03F1/565H03F3/19H03F3/191H03F3/195H03F3/211H03F3/245H03F2200/09H03F2200/318H03F2200/387H03F2200/451
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,866,196
App. No.
14/539,032
Granted
Jan 9, 2018
Kind
B2
Abstract

A quasi-differential amplifier with an input port and an output port. The amplifier has a phase shifter network with a first port connected to the input port, a second port, and a third port. A first amplifier has an input connected to the second port of the phase shifter network, and an output, and a second amplifier has an input connected to the third port of the phase shifter network, and an output. A balun circuit includes a first differential port connected to an output of the first amplifier, a second differential port connected to an output of the second amplifier, and a single-ended port. An output matching network is connected to the single-ended port of the balun circuit and to the output port.

Claims (44)

1. A quasi-differential amplifier, comprising:

an input port;

an output port;

a phase shifter network having a first port connected to the input port, a second port, and a third port;

a first amplifier having an input connected to the second port of the phase shifter network, and an output;

a second amplifier having an input connected to the third port of the phase shifter network, and an output;

a balun circuit including a first differential port connected to an output of the first amplifier, a second differential port connected to an output of the second amplifier, a single-ended port, a first pair of first and second coupled inductors with the first coupled inductor being electrically connected to the first differential port and the single-ended port, the second coupled inductor being electrically connected to the second differential port, a first capacitor electrically connected between the first coupled inductor and the single ended port, and to the second coupled inductor and the second differential port, a second capacitor electrically connected to the second coupled inductor, and a grounded inductor electrically coupled in series to the second capacitor;

a compensation network connected to the output of the second amplifier and the second differential port of the balun circuit; and

an output matching network connected to the single-ended port of the balun circuit and to the output port.

2. The quasi-different amplifier of claim 1 wherein a differential signal fed to the first differential port and the second differential port from the respective one of the first amplifier and the second amplifier are converted to a single signal output from the single-ended port, and a common output impedance of the single-ended port is transformed from an input impedance of the first and second differential ports.

3. The quasi-differential amplifier of claim 1 further comprising a first amplifier interconnection inductor connected to the output of the first amplifier and the first differential port of the balun circuit.

4. The quasi-differential amplifier of claim 3 wherein the first amplifier interconnection inductor is an interconnect trace.

5. The quasi-differential amplifier of claim 1 further comprising a second amplifier interconnection inductor connected to the output of the second amplifier and the compensation network.

6. The quasi-differential amplifier of claim 1 wherein the compensation network is tuned to reject third harmonic signal components.

7. The quasi-differential amplifier of claim 1 wherein the output matching network transforms an output impedance from an initial predefined value to a final predefined value.

8. The quasi-differential amplifier of claim 7 wherein the final predefined value of the output impedance is fifty (50) ohm.

9. The quasi-differential amplifier of claim 1 wherein the output matching network is tuned to reject second harmonic signal components.

10. The quasi-differential amplifier of claim 9 wherein the output matching network includes a first network segment tuned to reject the second harmonic signal components, and a second network segment tuned to reject fourth harmonic signal components.

11. The quasi-differential amplifier of claim 1 further comprising a harmonic rejection component connected to the first differential port of the balun circuit and the second differential port of the balun circuit.

12. The quasi-differential amplifier of claim 1 further comprising a first common bias supply connected to the first amplifier and the second amplifier.

13. The quasi-differential amplifier of claim 12 wherein the first common bias supply includes a voltage source connected to a pair of coupled inductors, a first one of the coupled inductors being connected to the first amplifier, and a second one of the coupled inductors being connected to the second amplifier.

14. The quasi-differential amplifier of claim 1 further comprising a second common bias supply connected to the first amplifier and the second amplifier.

15. The quasi-differential amplifier of claim 14 wherein the second common bias supply includes a control signal source connected to a pair of coupled inductors, a first one of the coupled inductors being connected to the first amplifier, and a second one of the coupled inductors being connected to the second amplifier.

16. The quasi-differential amplifier of claim 15 further comprising a matching capacitor connected to the first one of the coupled inductors and the second one of the coupled inductors.

17. The quasi-differential amplifier of claim 1 wherein the first amplifier and the second amplifier each include a bipolar junction transistor having a base, a collector, and an emitter.

18. The quasi-differential amplifier of claim 1 wherein the first amplifier and the second amplifier each include a field effect transistor having a gate, a source, and a drain.

19. The quasi-differential amplifier of claim 1 wherein either one or both of the first amplifier and the second amplifier have a cascode configuration.

20. The quasi-differential amplifier of claim 1 wherein the phase shifter network includes a splitter with a common terminal connected to the first port of the phase shifter network, a first split terminal connected to the second port of the phase shifter network, and a second split terminal.

21. The quasi-differential amplifier of claim 20 wherein the phase shifter network further includes a shifter having a first terminal connected to the second split terminal of the splitter, and a second terminal connected to the third port of the phase shifter network.

22. The quasi-differential amplifier of claim 2 wherein phases of voltage components and current components of the differential signal are tuned to a predefined minimum.

23. The quasi-differential amplifier of claim 22 wherein the predefined minimum is less than five degrees.

24. The quasi-differential amplifier of claim 2 wherein a total power level delivered to the first and second differential ports are within a predefined percentage of each other.

25. The quasi-differential amplifier of claim 24 wherein the predefined percentage is less than ten percent.

26. A quasi-differential amplifier, comprising:

an input port;

an output port;

a phase shifter network having a first port connected to the input port, a second port, and a third port;

a first amplifier having an input connected to the second port of the phase shifter network, and an output;

a second amplifier having an input connected to the third port of the phase shifter network, and an output;

a balun circuit including a first differential port connected to an output of the first amplifier, a second differential port connected to an output of the second amplifier, a single-ended port, a first pair of first and second coupled inductors with the first coupled inductor being electrically connected to the first differential port and the single-ended port, the second coupled inductor being electrically connected to the second differential port, a first capacitor electrically connected between the first coupled inductor and the single ended port, and to the second coupled inductor and the second differential port, a second capacitor electrically connected to the second coupled inductor, and a grounded inductor electrically coupled in series to the second capacitor; and

an output matching network connected to the single-ended port of the balun circuit and to the output port, the output matching network including a first network segment tuned to reject second harmonic signal components, and a second network segment tuned to reject fourth harmonic signal components.

27. The quasi-different amplifier of claim 26 wherein a differential signal fed to the first differential port and the second differential port from the respective one of the first amplifier and the second amplifier are converted to a single signal output from the single-ended port, and a common output impedance of the single-ended port is transformed from an input impedance of the first and second differential ports.

28. The quasi-differential amplifier of claim 27 wherein the common output impedance of the single-ended port is ten (10) ohm, the input impedance of the first differential port is seven (7) ohm, and the input impedance of the second differential port is seven (7) ohm.

29. The quasi-differential amplifier of claim 26 further comprising a harmonic rejection component connected to the first differential port of the balun circuit and the second differential port of the balun circuit.

Assignments (7)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 30, 2016
From: RFAXIS, INC.
To: SKYWORKS SOLUTIONS, INC.
Reel/Frame 039222/0332 →
ACKNOWLEDGMENT OF RELEASE OF SECURITY INTEREST IN PATENTS Recorded Jun 15, 2016
From: CRAIG C. BARTO, TRUSTEE OF THE CRAIG C. AND GISELE M. BARTO LIVING TRUST DATED 4/5/1991; JERREL C. BARTO, TRUSTEE OF THE JERREL C. AND JANICE D. BARTO LIVING TRUST DATED 3/18/1991
To: RFAXIS, INC.
Reel/Frame 039037/0835 →
ACKNOWLEDGMENT AND ASSIGNMENT Recorded May 25, 2016
From: GORBACHOV, OLEKSANDR
To: RFAXIS, INC.
Reel/Frame 038808/0021 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 19, 2016
From: GORBACHOV, OLEKSANDR
To: RFAXIS, INC.
Reel/Frame 038318/0814 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 3, 2016
From: RFX HOLDING, INC.
To: RFAXIS, INC.
Reel/Frame 037882/0649 →
CHANGE OF NAME Recorded Feb 2, 2016
From: RFAXIS, INC.
To: RFX HOLDING, INC.
Reel/Frame 037681/0290 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 12, 2014
From: GORBACHOV, OLEKSANDR
To: RFAXIS, INC.
Reel/Frame 034153/0827 →
Continuity (2)
Provisional Application 61903506 · Nov 13, 2013
Related Publication 20150130539A1 · May 14, 2015